

AK5385A


24Bit 192kHz ΔΣ ADC

ŠT —v

AK5385A, 192kHz ~ 216kHz, 24bit, 192kHz, 120dB, 114dB, 114dB, 21.768kHz, 0.005dB, 100dB, 5V, 183mW, 28fs, VSOP, SOP, AK5383/AK5393/AK5394A

Á

- **f_T** f_v Š f_f f_O f_{CE} f_g 48kHz ~ 216kHz
-
- **S/(N+D): 103dB**
- **DR: 114dB**
- **S/N: 114dB**
-
- : 0` 21.768kHz (@fs=48kHz)**
- ’É%ß`æfŠfbfvß.005dB**
- ‘jŽ~^æCE,Š÷100dB**
- **HPF`à‘**
- **5V ± 5%(fAfif•f)3.0 ~ 5.25V(fffbfWf^f)**
- **183mW (@fs=48kHz)**
- **28fsf`SOP, 28fsf`VSOP**
- **AK5383/AK5393/AK5394A•€sf`CEÝŠ.**



Block diagram


■ *f l • [f _ f Š f “ f o f K f C f h*

AK5385AVS
AK5385AVF
AKD5385A

-10 ~ +70°C
-40 ~ +85°C
AK5385A•]‰ı — p f { • [f h

28pin SOP (1.27mm pitch)
28pin VSOP (0.65mm pitch)


■ *f s f “ “ z ‘ u*




■ AK5383/AK5394A, Ā, ĩŒŸŠ••«

	AK5385A	AK5383	AK5394A
Pin 1	VREFL	VREFL	VREFL+
Pin 2	AVSS	GNDL	VREFL-
Pin 3	VCOM	VCOML	VCOML
Pin 6	CKS0	ZCAL	ZCAL
Pin 9	OVF	CAL	CAL
Pin 11	DIF	SMODE2	SMODE2
Pin 12	M/S	SMODE1	SMODE1
Pin 16	CKS1	FSYNC	FSYNC
Pin 18	DFS0	DFS	DFS0
Pin 20	DFS1	TEST	DFS1
Pin 26	TEST	VCOMR	VCOMR
Pin 27	AVSS	GNDR	VREFR-
Pin 28	VREFR	VREFR	VREFR+
fs	8kHz ~ 216kHz	1kHz ~ 108kHz	1kHz ~ 216kHz
MCLK at 48kHz	256/384/512fs	256fs	256fs
MCLK at 96kHz	256fs	128fs	128fs
MCLK at 192kHz	128fs	Not Available	64fs
DR, S/N	114dB	110dB	123dB
Input Voltage	±2.9Vpp	±2.45Vpp	±2.4Vpp
Offset Calibration	Not Available	Available	Available

■ AK5383, AK5385A Pin Configuration




AK5383



AK5385A

Pin #	AK5383	AK5385A
1	VREFL	VREFL
	Lch Voltage Reference Output Pin, 3.75V Normally, connected to GNDL with a 10µF electrolytic capacitor and a 0.1µF ceramic capacitor.	Lch Voltage Reference Input Pin, AVDD Normally, connected to AVSS with a 10µF electrolytic capacitor and a 0.1µF ceramic capacitor.
6	ZCAL	CKS0
	Zero Calibration Control Pin This pin controls the calibration reference signal.	Master Clock Select 0 Pin (Internal Pull-down Pin, typ. 100kΩ)
9	CAL	OVF
	Calibration Active Signal Pin	Analog Input Overflow Detect Pin
11	SMODE2	DIF
	Serial Interface Mode Select Pin	Audio Interface Format Pin
12	SMODE1	M/S
	Serial Interface Mode Select Pin	Master / Slave Mode Pin
16	FSYNC	CKS1
	Frame Synchronization Signal Pin	Master Clock Select 1 Pin (Internal Pull-down Pin, typ. 100kΩ)
18	DFS	DFS0
	Double Speed Sampling Mode Pin	Sampling Speed Select 0 Pin
20	TEST	DFS1
	Test Pin (Internal Pull-down Pin)	Sampling Speed Select 1 Pin
26	VCOMR	TEST
	Rch Common Voltage Pin, 2.75V	Test Pin (Internal Pull-down Pin, typ. 100kΩ)
28	VREFR	VREFR
	Rch Voltage Reference Output Pin, 3.75V Normally, connected to GNDL with a 10µF electrolytic capacitor and a 0.1µF ceramic capacitor.	Rch Voltage Reference Input Pin, AVDD Normally, connected to AVSS with a 10µF electrolytic capacitor and a 0.1µF ceramic capacitor.

■ AK5394A, AK5385A Pin Configuration



Pin #	AK5394A	AK5385A
1	VREFL+	VREFL
	Lch Positive Voltage Reference Output Pin, 3.75V Normally connected to AGND with a large electrolytic capacitor and connected to VREFL- with a 0.22µF ceramic capacitor.	Lch Voltage Reference Input Pin, AVDD Normally, connected to AVSS with a 10µF electrolytic capacitor and a 0.1µF ceramic capacitor.
2	VREFL-	AVSS
	Lch Negative Voltage Reference Output Pin, 1.25V Normally connected to AGND with a large electrolytic capacitor and connected to VREFL+ with a 0.22µF ceramic capacitor.	Analog Ground Pin
6	ZCAL	CKS0
	Zero Calibration Control Pin This pin controls the calibration reference signal.	Master Clock Select 0 Pin (Internal Pull-down Pin, typ. 100kΩ)
9	CAL	OVF
	Calibration Active Signal Pin	Analog Input Overflow Detect Pin
11	SMODE2	DIF
	Serial Interface Mode Select Pin	Audio Interface Format Pin
12	SMODE1	M/S
	Serial Interface Mode Select Pin	Master / Slave Mode Pin
16	FSYNC	CKS1
	Frame Synchronization Signal Pin	Master Clock Select 1 Pin (Internal Pull-down Pin, typ. 100kΩ)
27	VREFR-	AVSS
	Rch Negative Voltage Reference Output Pin, 1.25V Normally connected to AGND with a large electrolytic capacitor and connected to VREFR+ with a 0.22µF ceramic capacitor.	Analog Ground Pin
26	VCOMR	TEST
	Rch Common Voltage Pin, 2.75V	Test Pin (Internal Pull-down Pin, typ. 100kΩ)
28	VREFR+	VREFR
	Rch Positive Reference Output Voltage, 3.75V Normally connected to AGND with a large electrolytic capacitor and connected to VREFR- with a 0.22µF ceramic capacitor.	Rch Voltage Reference Input Pin, AVDD Normally, connected to AVSS with a 10µF electrolytic capacitor and a 0.1µF ceramic capacitor.

<i>fsf“•^<@”\</i>			
No.	Pin Name	I/O	Function
1	VREFL	I	Lch Voltage Reference Input Pin, AVDD Normally, connected to AVSS with a 10μF electrolytic capacitor and a 0.1μF ceramic capacitor.
2	AVSS	-	Analog Ground Pin
3	VCOM	O	Common Voltage Output Pin, AVDD/2
4	LIN+	I	Lch Analog Positive Input Pin
5	LIN-	I	Lch Analog Negative Input Pin
6	CKS0	I	Master Clock Select 0 Pin (Internal Pull-down Pin, typ. 100kΩ)
7	DVDD	-	Digital Power Supply Pin, 3.0 ~ 5.25V
8	DVSS	-	Digital Ground Pin
9	OVF	O	Analog Input Overflow Detect Pin This pin goes to “H” if analog input overflows.
10	PDN	I	Power Down Mode Pin “H”: Power up, “L”: Power down
11	DIF	I	Audio Interface Format Pin “H”: 24bit I ² S Compatible, “L”: 24bit MSB justified
12	M/S	I	Master / Slave Mode Pin “H”: Master Mode, “L”: Slave Mode
13	LRCK	I/O	Output Channel Clock Pin “L” Output in Master Mode at Power-down mode.
14	BICK	I/O	Audio Serial Data Clock Pin “L” Output in Master Mode at Power-down mode.
15	SDTO	O	Audio Serial Data Output Pin “L” Output at Power-down mode.
16	CKS1	I	Master Clock Select 1 Pin (Internal Pull-down Pin, typ. 100kΩ)
17	MCLK	I	Master Clock Input Pin
18	DFS0	I	Sampling Speed Select 0 Pin
19	HPFE	I	High Pass Filter Enable Pin “H”: Enable, “L”: Disable
20	DFS1	I	Sampling Speed Select 1 Pin
21	BVSS	-	Substrate Ground Pin
22	AVSS	-	Analog Ground Pin
23	AVDD	-	Analog Power Supply Pin, 4.75 ~ 5.25V
24	RIN-	I	Rch Analog Negative Input Pin
25	RIN+	I	Rch Analog Positive Input Pin
26	TEST	I	Test Pin (Internal Pull-down Pin, typ. 100kΩ)
27	AVSS	-	Analog Ground Pin
28	VREFR	I	Rch Voltage Reference Input Pin, AVDD Normally, connected to AVSS with a 10μF electrolytic capacitor and a 0.1μF ceramic capacitor.

Note: All digital input pins except pull-down pins should not be left floating.

■ Žg—p,μ,È,çfsf“,ìˆ—,É,Â,ç,Ä

Žg—p,μ,È,ç“ü•o—Ífsfí%°<L,Ì•Ý’è,δ•s,ç•A“K•Ø,Éˆ—,μ,Ä%°°,³,ç•B

çæª	fsf“–¼	•Ý’è
Analog	LIN+, LIN–	AVSS,É•Ú’±
	RIN+, RIN–	AVSS,É•Ú’±
	VREFL, VREFR	AVDD,É•Ú’±
Digital	OVF	fI•[fvf“
	TEST	DVSS,É•Ú’±

•â•Î•Å•â’èŠi

(AVSS, BVSS, DVSS=0V; Note 1)

Parameter	Symbol	min	max	Units	
Power Supplies:	Analog	AVDD	-0.3	6.0	V
	Digital	DVDD	-0.3	6.0	V
	BVSS – DVSS (Note 2)	ΔGND	-	0.3	V
Input Current, Any Pin Except Supplies	IIN	-	±10	mA	
Analog Input Voltage (LIN+/-, RIN+/-, VREFL/R pins)	VINA	-0.3	AVDD+0.3	V	
Digital Input Voltage (All digital input pins)	VIND	-0.3	DVDD+0.3	V	
Ambient Temperature (Power applied)	28SOP Package	Ta	-10	70	°C
	28VSOP Package	Ta	-40	85	°C
Storage Temperature	Tstg	-65	150	°C	

Note 1. “d³,Í’S,ÄfOf%of“fhfsf“,É’Î,·,é’l,Å,•B

Note 2. AVSS, BVSS, DVSS,Í“-,¶fAfi f•fOfOf%of“fh,É•Ú’±,μ,Ä%°°,³,ç•B

’•Ó: ,±,Î’l,δ’’,l,½•δE•,ÅŽg—p,μ,½•ê•‡•AffofCfX,δ”j%ó,·,é,±,Æ,ª, ,è,Ü,·B
,Ü,½•A’È•í,Ì“@•i,Í•Û•Ø,³,ê,Ü,¹,ñ•B

•,•§“@•i•ðE•

(AVSS, BVSS, DVSS=0V; Note 1)

Parameter	Symbol	min	typ	max	Units	
Power Supplies (Note 3)	Analog	AVDD	4.75	5.0	5.25	V
	Digital	DVDD	3.0	3.3	AVDD	V
Voltage Reference (VREFL/R pins)	VREF	3.0	-	AVDD	V	

Note 1. “d³,Í’S,ÄfOf%of“fhfsf“,É’Î,·,é’l,Å,•B

Note 3. AVDD,ΔDVDD,Ì“dE¹—§,ç•ã,°fV•[fPf“fX,δ•l—¶,·,é•K—v,Í, ,è,Ü,¹,ñ•B

’•Ó: –{ff•[f^fV•[fg,É•L•Ú,³,è,Ä,ç,é•ðE•^ÈŠO,ì,²Žg—p,ÉŠÖ,μ,Ä,Í•A“–ŽĐ,Å,Í•Ó”C•%°,ç,©,È,Ü,·,ì,Å
•\ª,²’•Ó%°°,³,ç•B

f Afif • fO “Á • «

(Ta=25°C; AVDD=5.0V, DVDD=3.3V; AVSS=BVSS=DVSS=0V; VREFL=VREFR=AVDD; fs=48kHz, 96kHz, 192kHz; BICK=64fs; Signal Frequency=1kHz; 24bit Data; Measurement frequency=20Hz ~ 20kHz at fs=48kHz, 40Hz ~ 40kHz at fs=96kHz, 40Hz ~ 40kHz at fs=192kHz; unless otherwise specified)

Parameter		min	typ	max	Units
Analog Input Characteristics:					
Resolution				24	Bits
Input Voltage (Note 4)		±2.7	±2.9	±3.1	Vpp
S/(N+D)	fs=48kHz BW=20kHz	-1dBFS (Note 5)	-	103	dB
		-1dBFS	92	100	dB
		-20dBFS	-	91	dB
		-60dBFS	-	51	dB
	fs=96kHz BW=40kHz	-1dBFS	90	98	dB
		-20dBFS	-	86	dB
		-60dBFS	-	46	dB
	fs=192kHz BW=40kHz	-1dBFS	-	98	dB
		-20dBFS	-	86	dB
-60dBFS		-	46	dB	
Dynamic Range (-60dBFS with A-weighted)		107	114		dB
S/N (A-weighted)		107	114		dB
Input Resistance		9	13		kΩ
Interchannel Isolation		100	120		dB
Interchannel Gain Mismatch			0.1	0.5	dB
Power Supply Rejection (Note 6)			50	-	dB
Power Supplies					
Power Supply Current					
Normal Operation (PDN pin = "H")					
AVDD			30	45	mA
DVDD	(fs=48kHz)		10	15	mA
DVDD	(fs=96kHz)		17	25	mA
DVDD	(fs=192kHz)		20	30	mA
Power down mode (PDN pin = "L") (Note 7)					
AVDD+DVDD			10	100	µA

Note 4. (LIN+)-(LIN-), y, Ñ (RIN+)-(RIN-), Ì¹, Á, ·B VREFL, VREFR, Ì“d³, É”ä—á, µ, Ü, ·B
 $V_{in} = 0.58 \times V_{REF} (V_{pp}) \cdot B$

Note 5. VREFL pin, ÆAVSSŠÔ<y, ÑVREFR pin, ÆAVSSŠÔ, É, »ê,¼,ê 100µF, ð•Ú‘±, µ, ½•ê•‡, Á, ·B

Note 6. VREFL, VREFR pin, Ì“d³, ðê”è, É, µ, Ä AVDD, DVDD, É1kHz, 20mVpp, Ì•³E.”g, ð•d•ô, µ, ½•ê•‡, Á, ·B

Note 7. ‘S, Ä, ÌffBfWf^f“ü—Ífsf“, ð DVDD, Ü, ½, Í DVSS, ÉCEÄ”è, µ, ½Žž, Ì¹, Á, ·B

ftfBf<f^“Á•« (fs=48kHz)						
(Ta=25°C; AVDD=4.75 ~ 5.25V; DVDD=3.0 ~ 5.25V; DFS1 pin = “L”, DFS0 pin = “L”)						
Parameter	Symbol	min	typ	max	Units	
ADC Digital Filter (Decimation LPF):						
Passband (Note 8)	-0.005dB	PB	0		21.5	kHz
	-0.02dB		-	22.038	-	kHz
	-0.06dB		-	22.2	-	kHz
	-6.0dB		-	24.0	-	kHz
Stopband	SB	26.5				kHz
Passband Ripple	PR				±0.005	dB
Stopband Attenuation	SA	100				dB
Group Delay (Note 9)	GD		43.2			1/fs
Group Delay Distortion	ΔGD		0			μs
ADC Digital Filter (HPF):						
Frequency Response (Note 8)	-3dB	FR		1.0		Hz
	-0.1dB			6.5		Hz

ftfBf<f^“Á•« (fs=96kHz)						
(Ta=25°C; AVDD=4.75 ~ 5.25V; DVDD=3.0 ~ 5.25V; DFS1 pin = “L”, DFS0 pin = “H”)						
Parameter	Symbol	min	typ	max	Units	
ADC Digital Filter (Decimation LPF):						
Passband (Note 8)	-0.005dB	PB	0		43.0	kHz
	-0.02dB		-	44.081	-	kHz
	-0.06dB		-	44.5	-	kHz
	-6.0dB		-	48.0	-	kHz
Stopband	SB	53.0				kHz
Passband Ripple	PR				±0.005	dB
Stopband Attenuation	SA	100				dB
Group Delay (Note 9)	GD		43.1			1/fs
Group Delay Distortion	ΔGD		0			μs
ADC Digital Filter (HPF):						
Frequency Response (Note 8)	-3dB	FR		2.0		Hz
	-0.1dB			13.0		Hz

Note 8. Še•U••“Á•«, İŽü”g•”fđ (fvfXfef€fTf“fvfŠf“fofE•)fg”ä—á,μ,Ü,•BŠe%ž“š,ÍkHz,đŠi•€,É,μ,Ü,•B
 Note 9. fffBfWf^f<ftfBf<f^,É,æ,é’x%o,,%o%ŽZ,Á•AfAfif•fo•M•†,“ü—Í,³,è,Ä,©,ç—¼f fffZffr,İbfggf•[f^
 ,ª ADC•o—Íf(EfwfXf^,ÉfZfbfg,³,è,é,Ü,Á,İŽžŠÔ,Á,•B

ftfBf<f^"Á•« (fs=192kHz)						
(Ta=25°C; AVDD=4.75 ~ 5.25V; DVDD=3.0 ~ 5.25V; DFS1 pin = "H", DFS0 pin = "L")						
Parameter	Symbol	min	typ	max	Units	
ADC Digital Filter (Decimation LPF):						
Passband (Note 8)	-0.005dB	PB	0		86.0	kHz
	-0.02dB		-	88.183	-	kHz
	-0.06dB		-	89.0	-	kHz
	-6.0dB		-	96.0	-	kHz
Stopband	SB	106.0				kHz
Passband Ripple	PR			±0.005		dB
Stopband Attenuation	SA	100				dB
Group Delay (Note 9)	GD		38.2			1/fs
Group Delay Distortion	ΔGD		0			μs
ADC Digital Filter (HPF):						
Frequency Response (Note 8)	-3dB	FR		4.0		Hz
	-0.1dB			26.0		Hz

Note 8. Še•U••"Á•«, İŽü" g•"İİ (fVfXfef€fTf"fvfŠf"fOf€•)fİg"ä—á, μ, Ü, •BŠe%ž"š, İkHz, đŠî•€ , É, μ, Ü, •B
 Note 9. fffBfWf^f<ftfBf<f^, É, æ, é' x%, , %%%ŽZ, Å•Afafi•fO•M•†, "ü—Í, ³, ê, Ä, ©, ç—¼f`ffZffr, İbfgff[f^
 , a ADC•o—Íf€fWfXf^, ÉfZfbfg, ³, ê, é, Ü, Å, İŽžŠÖ, Å, •B

DC"Á•«					
(Ta=25°C; AVDD=4.75 ~ 5.25V; DVDD=3.0 ~ 5.25V)					
Parameter	Symbol	min	typ	max	Units
High-Level Input Voltage	VIH	70% DVDD	-	-	V
Low-Level Input Voltage	VIL	-	-	30% DVDD	V
High-Level Output Voltage (Iout=-400μA)	VOH	DVDD-0.4	-	-	V
Low-Level Output Voltage (Iout=400μA)	VOL	-	-	0.4	V
Input Leakage Current (Note 10)	Iin	-	-	±10	μA

Note 10. CKS1-0 pin, TEST pin, İ"à•", Åfvf<f_fEf", ³, ê, Ä, ç, Ü, •B (typ. 100kΩ)


$f_{CLK} \cdot t_{CLKL} \cdot t_{CLKH}$					
(Ta=25°C; AVDD=4.75 ~ 5.25V; DVDD=3.0 ~ 5.25V; CL=20pF)					
Parameter	Symbol	min	typ	max	Units
Master Clock Timing					
Frequency	fCLK	2.048		27.648	MHz
Pulse Width Low	tCLKL	14.5			ns
Pulse Width High	tCLKH	14.5			ns
LRCK Frequency					
Normal Speed Mode	fsn	8		54	kHz
Double Speed Mode	fsd	54		108	kHz
Quad Speed Mode	fsq	108		216	kHz
Duty Cycle	Slave mode	45		55	%
	Master mode		50		%
Audio Interface Timing					
Slave mode					
BICK Period					
Normal Speed Mode	tBCK	1/128fsn			ns
Double Speed Mode	tBCK	1/64fsd			ns
Quad Speed Mode	tBCK	1/64fsq			ns
BICK Pulse Width Low					
	tBCKL	33			ns
Pulse Width High					
	tBCKH	33			ns
LRCK Edge to BICK “↑”	(Note 11) tLRB	20			ns
BICK “↑” to LRCK Edge	(Note 11) tBLR	20			ns
LRCK to SDTO (MSB) (Except I ² S mode)	tLRS			20	ns
BICK “↓” to SDTO	tBSD			20	ns
Master mode					
BICK Frequency	fBCK		64fs		Hz
BICK Duty	dBCK		50		%
BICK “↓” to LRCK	tMBLR	-20		20	ns
BICK “↓” to SDTO	tBSD	-20		20	ns
Reset Timing					
PDN Pulse Width	(Note 12) tPD	150			ns
PDN “↑” to SDTO valid	(Note 13) tPDV		516		1/fs

Note 11. ,±, ÌKŠi'1, Í LRCK, ÌfGfbfW, ÌBICK, Ì “↑”, a•d, È, ç, È, ç, æ, æ, ÉK'è, µ, Ä, ç, Ü, •B


Note 12. AK5385A, Í PDN pin = “L”, ÄfŠfZfbfg, ³, è, Ü, •B

Note 13. PDN pin, ð—§, ç, ä, °, Ä, ©, ç, Ì LRCKfNf•fbfN, Ì“↑”, Ì%ñ•”, Ä, •B <KŠi'1, Íf}fXf^f, •[fh, Ä, Ì'1, Ä, •B
fXf(E•[fuf, •[fh, Ä, ÍLRCKfNf•fbfN/fs)'•-, È, è, Ü, •B


■ $f^{\wedge}fCf \sim f^{\wedge}fO^{\wedge}gOE^{\wedge}$




Clock Timing



Audio Interface Timing (Slave mode)



Audio Interface Timing (Master mode)



Power Down & Reset Timing

“®•i•à-¾

■ **fVfXfef€fnf•fbfn**

AK5385A,É•K—v,Æ,³,ê,éfnf•fbfn, MCLK, BICK, LRCK, Å, .•BMCLK,ÆLRCK,Í“Šú,.,é•K—v,Í , ,è,Ü,.,ª•A
 Ê•Š,ð•‡,í,¹,é•K—v,Í, ,è,Ü,¹,ñ•B Table 1,É•W•€,İfI•[ffBfIf€•[fg,É‘Í,µ,ÅAK5385A,É•K—v,Æ,³,ê,éŠefN
 f•fbfn,İŽü”g•”,ðŽ,µ,Ü, .•BAK5385A,İf}fXf^fnf•fbfnŽü”g•”ĎKS1-0 pin (Table 2),Å•Ý`è,µ•Aftf“fvfŠf“
 fOŽü”g•”,ĎFS1-0 pin (Table 3),Å•Ý`è,µ,Ü, .•B

fXf€•[fuf,•[fhŽž,É, ÅAK5385A,Í LRCK,É,æ,é`Ê•Š€ÿ•o%ñ`H,ð“à‘ ,µ,Å,ç,é,½,ß•A“®•i’†,ÉŠefNf•fbfn,İŽü
 ”g•”•İ•X™,Å“à”f^fCf~f“fO,ª, ,è,½•ê•‡,É,İŽ©“®•I,ÉfŠfZfbfg,ª,©,©,è•A`Ê•Š•‡,í,¹,ª•s,í,è,Ü, .•B

fXf€•[fuf,•[fh,Å,İ“®•i’†PDN pin = “H”),Í•AŠeŠO•”fnf•fbfn(MCLK, BICK, LRCK),ðŽ~,ß,Å,Í,ç, ,Ü,¹,ñ•B
 ,±,è,ç,İfnf•fbfn,ª•ÿ<<,³,è,È,ç•ê•‡•A“à” ,Éf_cfi~fbfn,Èf•Wfbfn,ðŽg—p,µ,Å,ç,é,½,ß•A%ß“d—,ª—,ª—,è
 “®•i,ª•Ü•í,É,È,é%Å”\•ª,ª, ,è,Ü, .•Bfnf•fbfn,ðŽ~,ß,é•ê•‡,İfpf••[f_fEf“•ó‘(PDN pin = “L”),É,µ,Å%ª,³
 ,ç•Bf}fXf^f,•[fh,Å,İfpf••[f_fEf“Žž`ÈŠO,Í•AŠO•”fnf•fbfn(MCLK),ð•ÿ<<,µ,Å%ª,³,ç•B

fs	MCLK			
	128fs	256fs	384fs	512fs
32kHz	N/A	8.192MHz	12.288MHz	16.384MHz
44.1kHz	N/A	11.2896MHz	16.9344MHz	22.5792MHz
48kHz	N/A	12.288MHz	18.432MHz	24.576MHz
96kHz	N/A	24.576MHz	N/A	N/A
192kHz	24.576MHz	N/A	N/A	N/A

Table 1. System Clock Example

CKS1 pin	CKS0 pin	MCLK Frequency
L	L	256fs
L	H	128fs
H	L	512fs
H	H	384fs

Table 2. MCLK Frequency

DFS1 pin	DFS0 pin	LRCK Frequency
L	L	8kHz ≤ fs ≤ 54kHz
L	H	54kHz < fs ≤ 108kHz
H	L	108kHz < fs ≤ 216kHz
H	H	N/A

Table 3. Sampling Speed

[fTf“fvfŠf“fOŽü”g•”•İ•XŽž,İ`•Ó]_

fXf€•[fuf,•[fh]fXf^f,•[fh<ª,É•MCLKŽü”g•”,ð•İ•X,.,é•ê•‡,ÍPDN pin = “L”,ÅfŠfZfbfg,µ,Å%ª,³,ç•B
 [—¾ 12.288MHz(@fs=48kHz),©,ç 24.576MHz(@fs=96kHz),É•İ•X,.,é•ê•‡•B

fXf€•[fuf,•[fh]fXf^f,•[fh<ª,É•MCLKŽü”g•”,ð(É`è,É,µ,ĎKS1-0, DFS1-0 pin,Åftf“fvfŠf“fOŽü”g•”,ð
 •İ•X,.,é•ê•‡,Í PDN pin = “L”,ÅfŠfZfbfg,.,é•K—v,Í, ,è,Ü,¹,ñ•B
 [—¾ MCLKŽü”g•”,Ø4.576MHz,İ ,Ü,Ü•Æ,ð 48kHz,©,ç 96kHz,É•Ø,è`Ö,!,é•ê•‡•B

■ fI•[ffBfIfCf“f^ftfF•[fXftfH•[f]fbfg

2Ží—P, Ìff•[f^ftfH•[f]fbfg, ^aDIF pin (Table 4), Å‘I‘ð, Å, «, Ü, •B—¼f, •[fh, Æ, ðMSBftf@•[fXfg•2AsfRf“fvfŠ
 f•f“fg, Ìff•[f^ftfH•[f]fbfg, ÅSDTO, Í BICK, Ì—§, ç%º, ^a, è, Å•o—Í, ³, è, Ü, •BfI•[ffBfIfCf“f^ftfF•[fX, Íf)
 fXf^f, •[fh, ÆfXfE•[fuf, •[fh, É‘í%ž, µ, Ü, •Bf) fXf^f, •[fh, ÅRĀCK, ÅBICK, Í•o—Í, É, È, è•AfXfE•[fuf, •[fh
 , Å, Í“ü—Í, É, È, è, Ü, •Bf) fXf^f, •[fhŽž, ÌLRCKŽü”g•”, ÅBICKŽü”g•”, Í, »., è, ¼, è fs, Å64fs, Å, •B

Mode	DIF pin	SDTO	LRCK	BICK	Figure
0	L	24bit, MSB justified	H/L	≥ 48fs	Figure 1
1	H	24bit, I ² S Compatible	L/H	≥ 48fs	Figure 2

Table 4. Audio Interface Format




Figure 1. Mode 0 Timing




Figure 2. Mode 1 Timing

■ f) fXf^f, •[fh, ÆfXfE•[fuf, •[fh, Ì•Ø, è‘Ö, !

f) fXf^f, •[fh, ÆfXfE•[fuf, •[fh, Ì•Ø, è‘Ö, !, M/S pin, Å•s, ç, Ü, •B“H”, Åf) fXf^f, •[fh•AL”, ÅfXfE•[fuf, •[fh
 , Å, •BAK5385A, ^af) fXf^f, •[fh, ÌŽž, É, Í•AAK5385A, ÉMCLK, ðčŸ«., é, Æ BICK, LRCK, ^a•o—Í, ³, è, Ü, •B
 AK5385A, ^afXfE•[fuf, •[fh, ÌŽž, É, Í•MCLK, BICK, LRCK, ðčŸ«., µ, Å%º, ³, ç•B

M/S pin	Mode	BICK, LRCK
L	Slave Mode	BICK = Input LRCK = Input
H	Master Mode	BICK = Output LRCK = Output

Table 5. Master mode/Slave mode

■ **ffBfWf^HPF**

ADC, Í DCfiftfZfbfgLfff“fZf<, ½, B, ÉffBfWf^f< HPF, ð“à’, μ, Ü, •B HPF, Ì fc, Í•Afs=48kHzŽ ½.0Hz, É, È, Á, Ä, ˆ, è•Ažú”g”%ž“šř, É”ä—á, μ, Ü, •B

HPFE pin, Ì•Ý’è, É, æ, è•AHPF, Ì ON/OFF, ð•§CEä, ., é, ±, Æ, Å, «, Ü, •B’A, μ•A“@•ì’†, É HPF, Ì ON/OFF•Ý’è, ð•İ•X, ., é, Æ•ADCfiftfZfbfg’l, Ì•İ%»», É, æ, éfNfŠfbfN%»”-•¶, ÌCE’ö, Æ, È, è, Ü, •B•Ý’è•İ•X, Ífpf•[f_Ef“ (PDN pin = “L”)Žž, É•s, π, ±, Æ, ð•., •§, μ, Ü, •B


■ **fI•[foftf•[CEÿ•o<@”**

AK5385A, Í Afif•fO“ü—Í, ÌfI•[foftf•[CEÿ•o<@”\, ðŽ•, ç, Ü, ÌBh, Ü, ÍRch, Ì Afif•fO“ü—Í, ÌfI•[foftf•[., é, Æ (-0.3dBFS^È•ã) AOVF pin, Å “H”, É, È, è, Ü, •BfI•[foftf•[μ, ½ Afif•fO“ü—Í, É’Í, ., é OVF•o—Í, ÍADC, Æ“ˆ, ¶(EQ’x%(GD = 43.2/fs = 0.9ms@fs=48kHz), ðŽ•, ç, Ü, •Bfpf•[f_Ef“%ð•CEPDN pin = “L” → “H”)•A 516/fs(=10.75ms@fs=48kHz), ÌŠÖOVF pin, Í “L”, Å•A, »», ÌCEäfI•[foftf•[CEÿ•o<@”\, Å—LCEø, É, È, è, Ü, •B

■ **fpf•[f_Ef“, ÆfŠfZfbfg**

AK5385A, Í PDN pin, ð “L”, É, ., é, ±, Æ, Åfpf•[f_Ef“f, •[fh, É, Å, «, Ü, •B, ±, Ìžž•A“~žž, ÉffBfWf^f<ftfBf<f^, ÆfŠfZfbfg, Æ, Ü, •B, ±, ÌfŠfZfbfg, Í“dCE”Š“üžž, É•K, ^è“x•s, Å, Å%»», Æ•Bfpf•[f_Ef“f, •[fhžž, ÍVCOM, Í AVSS, Ì“d”3, É, È, è, Ü, •Bfpf•[f_Ef“f, •[fh, Å%ð•œ, Æ, é, é, Æ•%Šú%»»ftfCfNf<, ÅŠJžn, Æ, Ü, •B, »», ½, B•A •o—Íff•[fSDTO, Í 516 × LRCKftfCfNf•CEäŠm’è, μ, Ü, •B•%Šú%»»†, Í—¼f^ffflADC•o—Íff•[f^, Ì’sfRf“fv fŠf•f“fg, Ì“0”, Å•A•%Šú%»»•I—ADC•A—Í Afif•fO“ü—ÍM•†, É“Š—, ., éff•[f^, ÉfZfGfŠf“fO, μ, Ü, fZfGfŠf“fO, ÍEQ’x%», ŽžŠÖ“ö“x, ©, ©, è, Ü, •B

“dCE”Š“üžž•A^èBDN pin, ð “L”, É, μ, ÅfŠfZfbfg, μ, Å%»», ÌCEä•BDN pin, ð “H”, É, ., é, ÆfŠfZfbfg, y, Ñfp f•[f_Ef“, ÍMCLK, Å%ð•œ, Æ, é, ÆLRCK, Ì—§, ç, ä, è, éGfbfW•o—ÍftfH•[f}fbfg, Mode 1, Ìžž, Í—§, ç, %»», è, éGfbfW, É“Šú, μ, Å“à”, Ìf^fCf~f“fO, Å“@•i, μ, Ü, ., •B




Notes:

- (1) fXfCE•[fuf, •[fhžž5Í7/fs•Af}fXf^f, •[fhžž5Í6/fs, Å, •B
- (2) Afif•fO“ü—Í, É’Í, ., éffBfWf^f<•o—Í, ÍEQ’x%(GD), ðŽ•, ç, Ü, •B
- (3) fpf•[f_Ef“ŽžADC•o—Í, Í0”ff•[f^, Å, •B
- (4) ŠefNf•fbfNMCLK, BICK, LRCK, Ì“ü—Í, ðŽ~, Æ, é•é•†, Ífpf•[f_Ef“, μ, Å%»», Æ•B

Figure 3. Power-down/up sequence example

AK5385A

Figure 4. Typical Connection Diagram



- AK5385A, AVSS, BVSS, DVSS, and other pins are connected to the Analog Supply (4.75V - 5.25V).
- Pins CKS0, CKS1, TEST (pin) are connected to the Digital Supply (3.0V - 5.25V).

Figure 4. Typical Connection Diagram




Figure 5. Ground Layout

- AVSS, BVSS, DVSS, and other pins are connected to the Analog Ground plane.

1. fOf%of“fh,Æ“dCE¹,ÌffJfbfvfŠf“fO

“dCE¹,ÆfOf%of“fh,Ìžæ,è•û,É,Í•ªˆ•Ó,μ,Ä%º,³,ç•BAVDD, DVDD,ª•Ê“dCE¹,Å<ÿ<<,³,è,é•ê•‡,É,Í•A“dCE¹—§,ç,
•ã,ºfV•[fPf“fX,ð•l,!,é•K—v,Í, ,è,Û,¹,ñ•B AVSS, BVSS, DVSS,ÍfAfif•fOfOf%of“fh,É•Ú±,μ,Ä%º,³,ç•B
fef€,ÌfOf%of“fh,ÍfAfif•fO,ÆffBfWf^f<,Áª,ª,“Ä”z•BQf{•[fh•ã,Ì“dCE¹,É<ß,ç,Æ,±,è,Á•Ú±,μ,Ä%º,³,ç•B
•—e—Ê,ÌffJfbfvfŠf“fOfRf“ff“fT,Í,È,é,×,“dCE¹f sf“,Ì<ß, -,É•Ú±,μ,Ä%º,³,ç•B

2. Šî•€“d³

A/D•IŠ•,ÌŠî•€“d³,Í VREFL/R pin,Ì“d³,Æ AVSS pin,Ì“d³,Ì•,Á,•B AVSS pin,ÍfAfif•fOfOf%of“fh,É•Ú±,μ•A
VREFL/R pin,É,Í“dCE¹,Æ“—l•A•,Žü”gfmfCfY,ð•œ<Ž,.,é,½,Ω,ÉµF,ÌfZf%of~fbfNfRf“ff“fT,ΔµF^È•ã,Ì“d
%ºðfRf“ff“fT,ðVREFL/R pin,ÆAVSSŠÖ,É•Ú±,μ,Ä%º,³,ç•B“Á,ÉfZf%of~fbfNfRf“ff“fT,Íf sf“,É,Á,«,é,¾, <ß
,Á, -, Á•Ú±,μ,Ä%º,³,ç•B,³,ç,ÉffBfWf^f<•M•†•A“Á,ÉfNf•fbfN,Í•²Ší,Ö,ÌfJfbfvfŠf“f•Ø”ð, -,é,½,ß,É
VREFL/R pin,©,ç,Á,«,é,¾, -—£,μ,Ä%º,³,ç•B

VCOM,ÍfAfif•fO•M•†,ÌfRf, f““d³,Æ,μ,ÄŽg,í,è,Û,•B,±,Ìf sf“,É,Í•,Žü”gfmfCfY,ð•œ<Ž,.,é,½,ß,É0.22µF
’ö“x,ÌfZf%of~fbfNfRf“ff“fT,ðAVSS,Æ,ÌŠÖ,É•Ú±,μ,Ä%º,³,ç•B“Á,É•AfZf%of~fbfNfRf“ff“fT,Íf sf“,É,Á,«,é
¾, <ß,Á, -, Á•Ú±,μ,Ä%º,³,ç•BVCOM pin,©,ç“d—,ðŽæ,Á,Á,Í,ç, -,Û,¹,ñ•BffBfWf^f<•M•†•A“Á,ÉfNf•fbfN,Í
•²Ší,Ö,ÌfJfbfvfŠf“fO,ð”ð, -,é,½,ß•A VCOM pin,©,ç,Á,«,é,¾, -—£,μ,Ä%º,³,ç•B

3. fAfif•fO“ü—Í

fAfif•fO“ü—Í•M•†,ÍŠef fffl f<,Ì““ü—Íf sf“,©,ç•İ²Ší,É“ü—Í,³,è,Û,•B“ü—Í“d³,Í LIN+(RIN+),Æ
LIN-(RIN-),Ì•,Ì“d³,É,È,è,Û,•B“ü—Íf ef“fW,Í ±2.9Vpp (typ),Á,•BAK5385A,Í AVSS,©,ç AVDD,Û,Á,Ì“d³
,ð“ü—Í,.,é,±,Æ,ª,Á,«,Û,•B•o—ÍfR•[fh,ÌftH•[f}fbfg,Í 2’sfRf“fvfŠf•fg,Á,•BDCfIfTfZfbfg (ADCŽ©’Ì
,Ì DCfIfTfZfbfg,àŠÛ,ð),Í“à‘,Ì HPF,ÁfLfff“fZf<,³,è,Û,•B

AK5385A,Í 128fs (6.144MHz@fs=48kHz, Normal Speed Mode),ÁfAfif•fO“ü—Í,ðfTf“fvfŠf“fO,μ,Û,•BffBfWf^
f<ftfBf<f^,Á•A 128fs,Ì•@•””{•t<ß,Ì•Ñ^æ,ð•œ, -‘jŽ~æ^È•ã,ÌfmfCfY,ð’S,Á•œ<Ž,μ,Û,•B,Û,Æ,ñ,Ç,ÍfI•[ffB
fI•M•†,Á,Í28fs•t<ß,É•á,«,ÈfmfCfY,ðŽ•,Á,±,Æ,Í, ,è,Û,¹,ñ,Ì,Á•ŠÈ’P,È RCftfBf<f^,Á 128fs•t<ß,ÌfmfCfY,ð
•ª,ÉCE,•Š,³,¹,é,±,Æ,ª,Á,«,Û,•B

AK5385A,ÌfAfif•fO“dCE¹“d³,Í +5V,É,È,Á,Ä, -,è•AfAfif•fO“ü—Íf sf“(LIN+/-, RIN+/-),É,Í•AVDD+0.3V^È•ã•A
AVSS-0.3V^È%º,Ì“d³,Æ 10mA^È•ã,Ì“d—,ð“ü—Í,μ,Á,Í,ç, -,Û,¹,ñ•B%ß’ã“d—,Ì—“ü—Í,Í“à•”,Ì•ÛCEì%ñH,Ì’j
%ºó•A,³,ç,É,Íf%ofbf f^f^bfv,ð°ø,«N,±,μ•A IC,Ì”j%ºó,ÉŽŠ,è,Û,•B],Á,Á•AŽü•Ó,ÌfAfif•fO%ñH,Ì“dCE¹“d³,ª•A
±15V“TM,Ì•ê•‡,ÍfAfif•fO“ü—Íf sf“,ð•ã’Í•Á’ã’èŠí’È•ã,Ì•M•†,©,ç•ÛCEì,.,é•K—v,ª, ,è,Û,•B

4. ŠO•"fAfif•fo"ü—Í%õñ~H—á

Figure 6, Í"ü—Ífofbftf@%õñ~H—á, Å, •B"½"•E"½"•%õñ~H, É, æ, éfQfCf0dB, Ì•"®"ü—Í%õñ~H, Å, •4BN+/- (RIN+/-) ŠÔ, Ì10nF, Í•Á•İ²Ší, ÌfNf•fbfNftfB•[fhfXf<•[, ðŽæ, é, ½, B, ÌfRf"ff"ft, Å, •B, Ü, ½•A22Ω Ø { ≠ ⊗380kHz, ÌfJfbfgfIft, ðŽ•, Å LPF, É, È, Á, Ä, ç, Ü, •B 'O'ifAf"fv, Í-ñ 370kHz, ÌfJfbfgfIft, ðŽ•, ÅLPF, É, È, Á, Ä, ç, Ü, •B•Ü •×, Í]•%çf{•[fh, ðŽQ•Æ, µ, Å%°, ³, ç•B




Figure 6. Input Buffer example

Figure 7, Í AK5385A, ÌfAfif•fo"ü—Í%õñ~H2(fst order HPF: fc=0.66Hz, Table 6; 1st order LPF: fc=590kHz, gain=-14dB, Table 7), Å, •Bfvf"fof<fGf"fh, Å"ü—Í, •, éê•‡, Í•"®"ü—Í, •, éê•‡, Æ"šr, µ, Å"½"•[fofbftf@, a^ê, Å'•, l, Ü, •B Figure 7, Å, Ìfvf"fof<fGf"fh, Ìê•‡, ÍJP1, 2, ðfvf‡•[fg•A•"®, Ìê•‡, ÍP1, 2, ðfI•[fvf", É, µ, Ü, •B, ±, Ì%õñ~H, Ì"ü—Ífæfxf<, Í+/-14.7Vpp, Å, •B




Figure 7. Input Buffer example

fin	1Hz	10Hz
Frequency Response	-1.56dB	-0.02dB

Table 6. Frequency Response of HPF

fin	20kHz	40kHz	6.144MHz
Frequency Response	-0.005dB	-0.02dB	-15.6dB

Table 7. Frequency Response of LPF

5. 'a'è—á

Figure 8, Í VREFL/R pin, É0.1µF, ÌfRf“ff“fT, Æ•À—ñ, É•Ú±, ³, ê, éfRf“ff“fT, Ì—e—Ê, Æ(N+D), ÌŠÖEW, ðŽl, µ, ½, à, Ì, Å, •B%ö; Ž², ²fRf“ff“fT, Ì—e—Ê•A•cŽ², a~c“Á•«., Å, •B

[‘a’è•ðE]

- EA VDD = 5.0V, DVDD = 3.3V; AVSS = BVSS = DVSS = 0V
- F_s = 48kHz
- E‘a’è‘Ñ ^æ = 10Hz ~ 20kHz
- EΓa = 25°C
- EAudio Precision System Two CascadeŽg—p





Figure 8. S/(N+D) vs. VREF Cap

6. •i”fffofCfX, Ì“Šú

AK5385A, ðfVfXfef€•ã, Å•i”GEÄŽg, ç, ., é•ê•ž•AŠefffofCfXŠÔ, Å“Žž, ÉfTf“fvfŠf“fO, ., é, ½, B, É, Í•Ó, •K—v, Å, •B“ŠúfTf“fvfŠf“fO, ., é, ½, B, É, Í•A MCLK, ÆLRCK, ÍfVfXfef€•ã, ÌAK5385A’S, Ä, É’Í, µ, Ä“—, ¶f^fCf~f“fO, Å, , é•K—v, •, , è, Ü, •BfVfXfef€•ã, Ì’S, Ä, Ì AK5385A, ð“—, ¶fNf•fbfNfGfbfW, ÄD•İŠ. ³, ¹, é, ½, B, É, Í•A AK5385A, Ö, ÌfŠfZfbfg•M•†, MCLK, ÌfGfbfW, É•d, È, ç, È, ç, æ, µ, É, µ, Ä•A“Žž, ÉfŠfZfbfg, ð•s, Á, Ä%°, ³, ç•B

*f*pfbfP•[fW(AK5385AVF)

28pin VSOP (Unit: mm)




NOTE: Dimension "*" does not include mold flash.

■ Material & Lead finish

- Package molding compound: Epoxy
- Lead frame material: Cu
- Lead frame surface treatment: Solder (Pb free) plate

*f*pfbfP•[fW(AK5385AVS)


28pin SOP (Unit: mm)



■ Material & Lead finish

Package molding compound:	Epoxy
Lead frame material:	Cu
Lead frame surface treatment:	Solder (Pb free) plate


f•[fLf“fO (AK5385AVF)



XXXBYYYYC Date code identifier

XXXB : Lot number (X : Digit number, B : Alpha character)
YYYYC : Assembly date (Y : Digit number, C : Alpha character)

f}•[fLf“fO(AK5385AVS)



XXXBYYYYC Date code identifier

XXXB : Lot number (X : Digit number, B : Alpha character)
 YYYYYC : Assembly date (Y : Digit number, C : Alpha character)

•d—v,È’•^ÓŽ—•€

- { ⊃ Λ v ≥ | | ≈ ι A ψ ∇ A ≈ ι c δ λ ⊃ ℔ ↔ ← ∞ ⊗ ⊆ A ≈ ι } Π c | ↓ ⊃ ∴ ∪ ↑ ∉ ∃ •
- ± ∅ ▲ (← • B] ’ ⊕ A “ γ π ’ c ↔ ⊃ ⊆ A { ⊃ φ v ∞ | l } ▲ ⊕ ζ c ∅ c ⊕ [
- ± ∅ — ∠ χ ∅ Σ A [’ ⊆ — ∠ ℑ } ∃ χ ∅ Σ ⊃ “ μ Φ ≡ ≥ ’ B
- { ⊃ φ v ≥ | | l } E } ⊇ c γ π ⊃ N) ∞ | (O ⊗ c Λ • [ℑ A H ∅ Λ A ≈ c ... c
- ⊃ ε • [N ∅ ⊃ ℔ ↔ ← ∞ ⊗ ⊆ A ∠ ⊆ ≈ c ⊙ X / ∅ c ⊕ ⊆ (← ≠) c ⊕ A “ ≠ ≥
- { Λ v ≈ ι ▲ A O ∙ √ ψ ∇ A O φ Π ∩ ≡ ⊃ (↓ [± { ↔ → Ψ • [| A
- A o • [↔ ⊃ ↓ ≡ ⊃ [∅ ↑ A o ℔ ▲ K ∅ ⊕ • B
- ⊙ ∅ ≡ A ✕ Σ v A θ f Φ π ≡ { A × θ ⊆ ♣ ™ π ≡ { ∪ ∩ A ≈ c v E ≡ { c c (⊙ → [c
- ∩ ▲ A ... v ← | ⊆ ™ v ⊙ { ÷ A ∂ | A γ c A ∅ Ψ √ δ Σ ∪ ≠ ∅ ψ v • ± ∅ ▲ ⊇ { ∴ ζ
- (/ ∪ ⊃ ↓ ⊗ ’ M ↔ ∅ ≥ | [π ρ ⊃ — ∠ ≈ ι γ π ≥ | [| ⊆ A K + O ⊃ — ∠ ⊙ ∴
- (| c ⊇ ⊃ ([↓ ⊙ ♦ ((≡ ≥ ’ B
- ± c ↓ ⊙ — ÷ ⊃ ± / ∞ | π ρ ⊃ — ∠ ≈ ι γ π ≥ | | | A — ∠ ⊆ A ≈ c γ π √ | ∂ ÷ [≠
- c ⊙ X | ¬ / ∅ c ⊕ ⊆ (← ≠) c ⊕ “ ≠ ≥ ≡ ≥ ’ B
- ♦ θ λ c] ⊃ ((± c ⊙ c ∂ ↑ μ | ÷ ⊃ ⊙ Λ π ρ ⊃ — ∠ ≈ ι ▲ γ π ≥ | A ≈ c γ π
- ♥ | ≠ ∅ ▲ ∂ ∂ | | ⊆ Σ ⊗ ♦ θ λ ⊃ ⊗ “ Σ ← | ⊆ ⊙ ∞ ⊗ ÷ ↔ ← • c ⊕ “ ≠ ≥ ≡ ≥ ’ B