

## LP3853/LP3856

# 3A Fast Response Ultra Low Dropout Linear Regulators

### General Description

The LP3853/LP3856 series of fast ultra low-dropout linear regulators operate from a +2.5V to +7.0V input supply. Wide range of preset output voltage options are available. These ultra low dropout linear regulators respond very quickly to step changes in load, which makes them suitable for low voltage microprocessor applications. The LP3853/LP3856 are developed on a CMOS process which allows low quiescent current operation independent of output load current. This CMOS process also allows the LP3853/LP3856 to operate under extremely low dropout conditions.

**Dropout Voltage:** Ultra low dropout voltage; typically 39mV at 300mA load current and 390mV at 3A load current.

**Ground Pin Current:** Typically 4mA at 3A load current.

**Shutdown Mode:** Typically 10nA quiescent current when the shutdown pin is pulled low.

**Error Flag:** Error flag goes low when the output voltage drops 10% below nominal value.

**SENSE:** Sense pin improves regulation at remote loads.

**Precision Output Voltage:** Multiple output voltage options are available ranging from 1.8V to 5.0V with a guaranteed accuracy of  $\pm 1.5\%$  at room temperature, and  $\pm 3.0\%$  over all conditions (varying line, load, and temperature).


### Features

- Ultra low dropout voltage
- Stable with selected ceramic capacitors
- Low ground pin current
- Load regulation of 0.08%
- 10nA quiescent current in shutdown mode
- Guaranteed output current of 3A DC
- Available in TO-263 and TO-220 packages
- Output voltage accuracy  $\pm 1.5\%$
- Error flag indicates output status
- Sense option improves load regulation
- Overtemperature/overcurrent protection
- $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  junction temperature range

### Applications

- Microprocessor power supplies
- Stable with ceramic output capacitors
- GTL, GTL+, BTL, and SSTL bus terminators
- Power supplies for DSPs
- SCSI terminator
- Post regulators
- High efficiency linear regulators
- Battery chargers
- Other battery powered applications


### Typical Application Circuits



\*\*SD and ERROR pins must be pulled high through a 10k $\Omega$  pull-up resistor. Connect the ERROR pin to ground if this function is not used. See Application Hints for more information.

20030901


## Typical Application Circuits (Continued)



20030934


\*\*SD pin must be pulled high through a 10kΩ pull-up resistor. See Application Hints for more information.

## Connection Diagrams



20030905

**Top View**  
TO220-5 Package  
Bent, Staggered Leads





20030906

**Top View**  
TO263-5 Package

## Pin Description for TO220-5 and TO263-5 Packages

Pin #	LP3853		LP3856	
	Name	Function	Name	Function
1	SD	Shutdown	SD	Shutdown
2	V <sub>IN</sub>	Input Supply	V <sub>IN</sub>	Input Supply
3	GND	Ground	GND	Ground
4	V <sub>OUT</sub>	Output Voltage	V <sub>OUT</sub>	Output Voltage
5	ERROR	ERROR Flag	SENSE	Remote Sense Pin

## Ordering Information




20030931

Package Type Designator is "T" for TO220 package, and "S" for TO263 package.


**TABLE 1. Package Marking and Ordering Information**

Output Voltage	Order Number	Description (Current, Option)	Package Type	Package Marking	Supplied As:
5.0	LP3853ES-5.0	3A, Error Flag	TO263-5	LP3853ES-5.0	Rail
5.0	LP3853ESX-5.0	3A, Error Flag	TO263-5	LP3853ES-5.0	Tape and Reel
3.3	LP3853ES-3.3	3A, Error Flag	TO263-5	LP3853ES-3.3	Rail
3.3	LP3853ESX-3.3	3A, Error Flag	TO263-5	LP3853ES-3.3	Tape and Reel
2.5	LP3853ES-2.5	3A, Error Flag	TO263-5	LP3853ES-2.5	Rail
2.5	LP3853ESX-2.5	3A, Error Flag	TO263-5	LP3853ES-2.5	Tape and Reel
1.8	LP3853ES-1.8	3A, Error Flag	TO263-5	LP3853ES-1.8	Rail
1.8	LP3853ESX-1.8	3A, Error Flag	TO263-5	LP3853ES-1.8	Tape and Reel
5.0	LP3856ES-5.0	3A, SENSE	TO263-5	LP3856ES-5.0	Rail
5.0	LP3856ESX-5.0	3A, SENSE	TO263-5	LP3856ES-5.0	Tape and Reel
3.3	LP3856ES-3.3	3A, SENSE	TO263-5	LP3856ES-3.3	Rail
3.3	LP3856ESX-3.3	3A, SENSE	TO263-5	LP3856ES-3.3	Tape and Reel
2.5	LP3856ES-2.5	3A, SENSE	TO263-5	LP3856ES-2.5	Rail
2.5	LP3856ESX-2.5	3A, SENSE	TO263-5	LP3856ES-2.5	Tape and Reel
1.8	LP3856ES-1.8	3A, SENSE	TO263-5	LP3856ES-1.8	Rail
1.8	LP3856ESX-1.8	3A, SENSE	TO263-5	LP3856ES-1.8	Tape and Reel
5.0	LP3853ET-5.0	3A, Error Flag	TO220-5	LP3853ET-5.0	Rail
3.3	LP3853ET-3.3	3A, Error Flag	TO220-5	LP3853ET-3.3	Rail
2.5	LP3853ET-2.5	3A, Error Flag	TO220-5	LP3853ET-2.5	Rail
1.8	LP3853ET-1.8	3A, Error Flag	TO220-5	LP3853ET-1.8	Rail
5.0	LP3856ET-5.0	3A, SENSE	TO220-5	LP3856ET-5.0	Rail
3.3	LP3856ET-3.3	3A, SENSE	TO220-5	LP3856ET-3.3	Rail
2.5	LP3856ET-2.5	3A, SENSE	TO220-5	LP3856ET-2.5	Rail
1.8	LP3856ET-1.8	3A, SENSE	TO220-5	LP3856ET-1.8	Rail

# Block Diagrams



20030903



20030929

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 5 sec.)	260°C
ESD Rating (Note 3)	2 kV
Power Dissipation (Note 2)	Internally Limited
Input Supply Voltage (Survival)	-0.3V to +7.5V
Shutdown Input Voltage (Survival)	-0.3V to 7.5V
Output Voltage (Survival), (Note 6), (Note 7)	-0.3V to +6.0V

I<sub>OUT</sub> (Survival)Maximum Voltage for  $\overline{\text{ERROR}}$ 

Pin

Maximum Voltage for SENSE Pin

Short Circuit Protected

V<sub>IN</sub>V<sub>OUT</sub>**Operating Ratings**

Input Supply Voltage (Note 11)	2.5V to 7.0V
Shutdown Input Voltage	-0.3V to 7.0V
Maximum Operating Current (DC)	3A
Junction Temperature	-40°C to +125°C

**Electrical Characteristics****LP3853/LP3856**

Limits in standard typeface are for T<sub>J</sub> = 25°C, and limits in **boldface type** apply over the **full operating temperature range**. Unless otherwise specified: V<sub>IN</sub> = V<sub>O(NOM)</sub> + 1V, I<sub>L</sub> = 10 mA, C<sub>OUT</sub> = 10μF, V<sub>SD</sub> = 2V.

Symbol	Parameter	Conditions	Typ (Note 4)	LP3853/6 (Note 5)		Units
				Min	Max	
V <sub>O</sub>	Output Voltage Tolerance (Note 8)	V <sub>OUT</sub> + 1V ≤ V <sub>IN</sub> ≤ 7.0V 10 mA ≤ I <sub>L</sub> ≤ 3A	0	-1.5 <b>-3.0</b>	+1.5 <b>+3.0</b>	%
ΔV <sub>OL</sub>	Output Voltage Line Regulation (Note 8)	V <sub>OUT</sub> + 1V ≤ V <sub>IN</sub> ≤ 7.0V	0.02 <b>0.06</b>			%
ΔV <sub>O</sub> /ΔI <sub>OUT</sub>	Output Voltage Load Regulation (Note 8)	10 mA ≤ I <sub>L</sub> ≤ 3A	0.08 <b>0.14</b>			%
V <sub>IN</sub> - V <sub>OUT</sub>	Dropout Voltage (Note 10)	I <sub>L</sub> = 300 mA	39		50 <b>65</b>	mV
		I <sub>L</sub> = 3A	390		450 <b>600</b>	
I <sub>GND</sub>	Ground Pin Current In Normal Operation Mode	I <sub>L</sub> = 300 mA	4		9 <b>10</b>	mA
		I <sub>L</sub> = 3A	4		9 <b>10</b>	
I <sub>GND</sub>	Ground Pin Current In Shutdown Mode	V <sub>SD</sub> ≤ 0.3V	0.01		10	μA
		-40°C ≤ T <sub>J</sub> ≤ 85°C			<b>50</b>	
I <sub>O(PK)</sub>	Peak Output Current	V <sub>O</sub> ≥ V <sub>O(NOM)</sub> - 4%	4.5			A
<b>Short Circuit Protection</b>						
I <sub>SC</sub>	Short Circuit Current		6			A

## Electrical Characteristics

### LP3853/LP3856 (Continued)

Limits in standard typeface are for  $T_J = 25^\circ\text{C}$ , and limits in **boldface type** apply over the **full operating temperature range**. Unless otherwise specified:  $V_{IN} = V_{O(NOM)} + 1\text{V}$ ,  $I_L = 10\text{ mA}$ ,  $C_{OUT} = 10\mu\text{F}$ ,  $V_{SD} = 2\text{V}$ .

Symbol	Parameter	Conditions	Typ (Note 4)	LP3853/6 (Note 5)		Units
				Min	Max	
<b>Shutdown Input</b>						
$V_{SDT}$	Shutdown Threshold	Output = High	$V_{IN}$	<b>2</b>		V
		Output = Low	0		<b>0.3</b>	
$T_{dOFF}$	Turn-off delay	$I_L = 3\text{A}$	20			$\mu\text{s}$
$T_{dON}$	Turn-on delay	$I_L = 3\text{A}$	25			$\mu\text{s}$
$I_{SD}$	$\overline{\text{SD}}$ Input Current	$V_{SD} = V_{IN}$	1			nA
<b>Error Flag</b>						
$V_T$	Threshold	(Note 9)	10	<b>5</b>	<b>16</b>	%
$V_{TH}$	Threshold Hysteresis	(Note 9)	5	<b>2</b>	<b>8</b>	%
$V_{EF(Sat)}$	$\overline{\text{Error}}$ Flag Saturation	$I_{\text{sink}} = 100\mu\text{A}$	0.02		<b>0.1</b>	V
$T_d$	$\overline{\text{Error}}$ Flag Reset Delay		1			$\mu\text{s}$
$I_{lk}$	$\overline{\text{Error}}$ Flag Pin Leakage Current		1			nA
$I_{max}$	$\overline{\text{Error}}$ Flag Pin Sink Current	$V_{\text{Error}} = 0.5\text{V}$	1			mA
<b>AC Parameters</b>						
PSRR	Ripple Rejection	$V_{IN} = V_{OUT} + 1\text{V}$ $C_{OUT} = 10\mu\text{F}$ $V_{OUT} = 3.3\text{V}$ , $f = 120\text{Hz}$	73			dB
		$V_{IN} = V_{OUT} + 0.5\text{V}$ $C_{OUT} = 10\mu\text{F}$ $V_{OUT} = 3.3\text{V}$ , $f = 120\text{Hz}$	57			
$\rho_{n(f)}$	Output Noise Density	$f = 120\text{Hz}$	0.8			$\mu\text{V}$
$e_n$	Output Noise Voltage	$\text{BW} = 10\text{Hz} - 100\text{kHz}$ $V_{OUT} = 2.5\text{V}$	150			$\mu\text{V (rms)}$
		$\text{BW} = 300\text{Hz} - 300\text{kHz}$ $V_{OUT} = 2.5\text{V}$	100			

**Note 1:** Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and test conditions, see Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

**Note 2:** At elevated temperatures, devices must be derated based on package thermal resistance. The devices in TO220 package must be derated at  $\theta_{JA} = 50^\circ\text{C/W}$  (with  $0.5\text{in}^2$ , 1oz. copper area), junction-to-ambient (with no heat sink). The devices in the TO263 surface-mount package must be derated at  $\theta_{JA} = 60^\circ\text{C/W}$  (with  $0.5\text{in}^2$ , 1oz. copper area), junction-to-ambient. See Application Hints.

**Note 3:** The human body model is a  $100\text{pF}$  capacitor discharged through a  $1.5\text{k}\Omega$  resistor into each pin.

**Note 4:** Typical numbers are at  $25^\circ\text{C}$  and represent the most likely parametric norm.

**Note 5:** Limits are guaranteed by testing, design, or statistical correlation.

**Note 6:** If used in a dual-supply system where the regulator load is returned to a negative supply, the output must be diode-clamped to ground.

**Note 7:** The output PMOS structure contains a diode between the  $V_{IN}$  and  $V_{OUT}$  terminals. This diode is normally reverse biased. This diode will get forward biased if the voltage at the output terminal is forced to be higher than the voltage at the input terminal. This diode can typically withstand  $200\text{mA}$  of DC current and  $1\text{Amp}$  of peak current.

**Note 8:** Output voltage line regulation is defined as the change in output voltage from the nominal value due to change in the input line voltage. Output voltage load regulation is defined as the change in output voltage from the nominal value due to change in load current. The line and load regulation specification contains only the typical number. However, the limits for line and load regulation are included in the output voltage tolerance specification.

**Note 9:** Error Flag threshold and hysteresis are specified as percentage of regulated output voltage. See Application Hints.


**Note 10:** Dropout voltage is defined as the minimum input to output differential voltage at which the output drops 2% below the nominal value. Dropout voltage specification applies only to output voltages of  $2.5\text{V}$  and above. For output voltages below  $2.5\text{V}$ , the drop-out voltage is nothing but the input to output differential, since the minimum input voltage is  $2.5\text{V}$ .

**Note 11:** The minimum operating value for  $V_{IN}$  is equal to either  $[V_{OUT(NOM)} + V_{DROPOUT}]$  or  $2.5\text{V}$ , whichever is greater.

### Typical Performance Characteristics


Unless otherwise specified:  $T_J = 25^\circ\text{C}$ ,  $C_{OUT} = 10\mu\text{F}$ ,  $C_{IN} = 10\mu\text{F}$ , S/D pin is tied to  $V_{IN}$ ,  $V_{OUT} = 2.5\text{V}$ ,  $V_{IN} = V_{O(NOM)} + 1\text{V}$ ,  $I_L = 10\text{mA}$ .

**Dropout Voltage vs Output Load Current**




20030962

**Ground Current vs Output Load Current**  
 $V_{OUT} = 5\text{V}$




20030953

**Ground Current vs Output Voltage**  
 $I_L = 3\text{A}$




20030954

**Shutdown  $I_Q$  vs Junction Temperature**




20030955

**Errorflag Threshold vs Junction Temperature**









20030957

**DC Load Reg. vs Junction Temperature**



20030958


**Typical Performance Characteristics** Unless otherwise specified:  $T_J = 25^\circ\text{C}$ ,  $C_{OUT} = 10\mu\text{F}$ ,  $C_{IN} = 10\mu\text{F}$ , S/D pin is tied to  $V_{IN}$ ,  $V_{OUT} = 2.5\text{V}$ ,  $V_{IN} = V_{O(NOM)} + 1\text{V}$ ,  $I_L = 10\text{mA}$ . (Continued)






**Typical Performance Characteristics** Unless otherwise specified:  $T_J = 25^\circ\text{C}$ ,  $C_{OUT} = 10\mu\text{F}$ ,  $C_{IN} = 10\mu\text{F}$ , S/D pin is tied to  $V_{IN}$ ,  $V_{OUT} = 2.5\text{V}$ ,  $V_{IN} = V_{O(NOM)} + 1\text{V}$ ,  $I_L = 10\text{mA}$ . (Continued)


**Load Transient Response**  
 $C_{IN} = C_{OUT} = 10\mu\text{F}$ , TANTALUM




**Load Transient Response**  
 $C_{IN} = C_{OUT} = 100\mu\text{F}$ , TANTALUM




**Load Transient Response**  
 $C_{IN} = C_{OUT} = 10\mu\text{F}$ , OSCON




**Load Transient Response**  
 $C_{IN} = C_{OUT} = 100\mu\text{F}$ , OSCON



**Load Transient Response**  
 $C_{IN} = C_{OUT} = 100\mu\text{F}$ , POSCAP




**Load Transient Response**  
 $C_{IN} = C_{OUT} = 10\mu\text{F}$ , TANTALUM




**Typical Performance Characteristics** Unless otherwise specified:  $T_J = 25^\circ\text{C}$ ,  $C_{OUT} = 10\mu\text{F}$ ,  $C_{IN} = 10\mu\text{F}$ , S/D pin is tied to  $V_{IN}$ ,  $V_{OUT} = 2.5\text{V}$ ,  $V_{IN} = V_{O(NOM)} + 1\text{V}$ ,  $I_L = 10\text{ mA}$ . (Continued)


**Load Transient Response**  
 $C_{IN} = C_{OUT} = 100\mu\text{F}$ , TANTALUM




**Load Transient Response**  
 $C_{IN} = 4 \times 10\mu\text{F}$  CERAMIC  
 $C_{OUT} = 3 \times 10\mu\text{F}$  CERAMIC




**Load Transient Response**  
 $C_{IN} = 4 \times 10\mu\text{F}$  CERAMIC  
 $C_{OUT} = 3 \times 10\mu\text{F}$  CERAMIC



**Load Transient Response**  
 $C_{IN} = 2 \times 10\mu\text{F}$  CERAMIC  
 $C_{OUT} = 2 \times 10\mu\text{F}$  CERAMIC



**Load Transient Response**  
 $C_{IN} = 2 \times 10\mu\text{F}$  CERAMIC  
 $C_{OUT} = 2 \times 10\mu\text{F}$  CERAMIC



## Application Hints

### EXTERNAL CAPACITORS

Like any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be correctly selected for proper performance.

**INPUT CAPACITOR:** An input capacitor of at least  $10\mu\text{F}$  is required. Ceramic or Tantalum may be used, and capacitance may be increased without limit

**OUTPUT CAPACITOR:** An output capacitor is required for loop stability. It must be located less than 1 cm from the device and connected directly to the output and ground pins using traces which have no other currents flowing through them (see PCB Layout section).

The minimum amount of output capacitance that can be used for stable operation is  $10\mu\text{F}$ . For general usage across all load currents and operating conditions, the part was characterized using a  $10\mu\text{F}$  Tantalum input capacitor. The minimum and maximum stable ESR range for the output capacitor was then measured which kept the device stable, assuming any output capacitor whose value is greater than  $10\mu\text{F}$  (see Figure 1 below).




FIGURE 1. ESR Curve for  $C_{\text{OUT}}$  (with  $10\mu\text{F}$  Tantalum Input Capacitor)

It should be noted that it is possible to operate the part with an output capacitor whose ESR is below these limits, assuming that sufficient ceramic input capacitance is provided. This will allow stable operation using ceramic output capacitors (see next section).

### OPERATION WITH CERAMIC OUTPUT CAPACITORS

LP385X voltage regulators can operate with ceramic output capacitors if the values of input and output capacitors are selected appropriately. The total ceramic output capacitance must be equal to or less than a specified maximum value in order for the regulator to remain stable over all operating conditions. This maximum amount of ceramic output capacitance is dependent upon the amount of ceramic input capacitance used as well as the load current of the application. This relationship is shown in Figure 2, which graphs the maximum stable value of ceramic output capacitance as a function of ceramic input capacitance for load currents of 1A, 2A, and 3A. For example, if the maximum load current is 1A,

a  $10\mu\text{F}$  ceramic input capacitor will allow stable operation for values of ceramic output capacitance from  $10\mu\text{F}$  up to about  $500\mu\text{F}$ .




FIGURE 2. Maximum Ceramic Output Capacitance vs Ceramic Input Capacitance

If the maximum load current is 2A and a  $10\mu\text{F}$  ceramic input capacitor is used, the regulator will be stable with ceramic output capacitor values from  $10\mu\text{F}$  up to about  $50\mu\text{F}$ . At 3A of load current, the ratio of input to output capacitance required approaches 1:1, meaning that whatever amount of ceramic output capacitance is used must also be provided at the input for stable operation. For load currents between 1A, 2A, and 3A, interpolation may be used to approximate values on the graph. When calculating the total ceramic output capacitance present in an application, it is necessary to include any ceramic bypass capacitors connected to the regulator output.

### SELECTING A CAPACITOR

It is important to note that capacitance tolerance and variation with temperature must be taken into consideration when selecting a capacitor so that the minimum required amount of capacitance is provided over the full operating temperature range. In general, a good Tantalum capacitor will show very little capacitance variation with temperature, but a ceramic may not be as good (depending on dielectric type). Aluminum electrolytics also typically have large temperature variation of capacitance value.

Equally important to consider is a capacitor's ESR change with temperature: this is not an issue with ceramics, as their ESR is extremely low. However, it is very important in Tantalum and aluminum electrolytic capacitors. Both show increasing ESR at colder temperatures, but the increase in aluminum electrolytic capacitors is so severe they may not be feasible for some applications (see Capacitor Characteristics Section).

### CAPACITOR CHARACTERISTICS

**CERAMIC:** For values of capacitance in the 10 to  $100\mu\text{F}$  range, ceramics are usually larger and more costly than tantalums but give superior AC performance for bypassing high frequency noise because of very low ESR (typically less

## Application Hints (Continued)

than 10 mΩ). However, some dielectric types do not have good capacitance characteristics as a function of voltage and temperature.

Z5U and Y5V dielectric ceramics have capacitance that drops severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of the temperature range.

X7R and X5R dielectric ceramic capacitors are strongly recommended if ceramics are used, as they typically maintain a capacitance range within  $\pm 20\%$  of nominal over full operating ratings of temperature and voltage. Of course, they are typically larger and more costly than Z5U/Y5U types for a given voltage and capacitance.

**TANTALUM:** Solid Tantalum capacitors are typically recommended for use on the output because their ESR is very close to the ideal value required for loop compensation.

Tantalums also have good temperature stability: a good quality Tantalum will typically show a capacitance value that varies less than 10-15% across the full temperature range of 125°C to -40°C. ESR will vary only about 2X going from the high to low temperature limits.

The increasing ESR at lower temperatures can cause oscillations when marginal quality capacitors are used (if the ESR of the capacitor is near the upper limit of the stability range at room temperature).

**ALUMINUM:** This capacitor type offers the most capacitance for the money. The disadvantages are that they are larger in physical size, not widely available in surface mount, and have poor AC performance (especially at higher frequencies) due to higher ESR and ESL.

Compared by size, the ESR of an aluminum electrolytic is higher than either Tantalum or ceramic, and it also varies greatly with temperature. A typical aluminum electrolytic can exhibit an ESR increase of as much as 50X when going from 25°C down to -40°C.

It should also be noted that many aluminum electrolytics only specify impedance at a frequency of 120 Hz, which indicates they have poor high frequency performance. Only aluminum electrolytics that have an impedance specified at a higher frequency (between 20 kHz and 100 kHz) should be used for the LP385X. Derating must be applied to the manufacturer's ESR specification, since it is typically only valid at room temperature.

Any applications using aluminum electrolytics should be thoroughly tested at the lowest ambient operating temperature where ESR is maximum.

### TURN-ON CHARACTERISTICS FOR OUTPUT VOLTAGES PROGRAMMED TO 2.0V OR BELOW

As  $V_{in}$  increases during start-up, the regulator output will track the input until  $V_{in}$  reaches the minimum operating voltage (typically about 2.2V). For output voltages programmed to 2.0V or below, the regulator output may momentarily exceed its programmed output voltage during start up. Outputs programmed to voltages above 2.0V are not affected by this behavior.

### PCB LAYOUT

Good PC layout practices must be used or instability can be induced because of ground loops and voltage drops. The input and output capacitors must be directly connected to the input, output, and ground pins of the regulator using traces which do not have other currents flowing in them (Kelvin connect).

The best way to do this is to lay out  $C_{IN}$  and  $C_{OUT}$  near the device with short traces to the  $V_{IN}$ ,  $V_{OUT}$ , and ground pins. The regulator ground pin should be connected to the external circuit ground so that the regulator and its capacitors have a "single point ground".

It should be noted that stability problems have been seen in applications where "vias" to an internal ground plane were used at the ground points of the IC and the input and output capacitors. This was caused by varying ground potentials at these nodes resulting from current flowing through the ground plane. Using a single point ground technique for the regulator and its capacitors fixed the problem.

Since high current flows through the traces going into  $V_{IN}$  and coming from  $V_{OUT}$ , Kelvin connect the capacitor leads to these pins so there is no voltage drop in series with the input and output capacitors.

### RFI/EMI SUSCEPTIBILITY

RFI (radio frequency interference) and EMI (electromagnetic interference) can degrade any integrated circuit's performance because of the small dimensions of the geometries inside the device. In applications where circuit sources are present which generate signals with significant high frequency energy content ( $> 1$  MHz), care must be taken to ensure that this does not affect the IC regulator.

If RFI/EMI noise is present on the input side of the regulator (such as applications where the input source comes from the output of a switching regulator), good ceramic bypass capacitors must be used at the input pin of the IC.

If a load is connected to the IC output which switches at high speed (such as a clock), the high-frequency current pulses required by the load must be supplied by the capacitors on the IC output. Since the bandwidth of the regulator loop is less than 100 kHz, the control circuitry cannot respond to load changes above that frequency. This means the effective output impedance of the IC at frequencies above 100 kHz is determined only by the output capacitor(s).

In applications where the load is switching at high speed, the output of the IC may need RF isolation from the load. It is recommended that some inductance be placed between the output capacitor and the load, and good RF bypass capacitors be placed directly across the load.

PCB layout is also critical in high noise environments, since RFI/EMI is easily radiated directly into PC traces. Noisy circuitry should be isolated from "clean" circuits where possible, and grounded through a separate path. At MHz frequencies, ground planes begin to look inductive and RFI/EMI can cause ground bounce across the ground plane.

In multi-layer PCB applications, care should be taken in layout so that noisy power and ground planes do not radiate directly into adjacent layers which carry analog power and ground.

### OUTPUT NOISE

Noise is specified in two ways-

**Spot Noise** or **Output noise density** is the RMS sum of all noise sources, measured at the regulator output, at a spe-

## Application Hints (Continued)

cific frequency (measured with a 1Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency.

**Total output Noise** or **Broad-band noise** is the RMS sum of spot noise over a specified bandwidth, usually several decades of frequencies.

Attention should be paid to the units of measurement. Spot noise is measured in units  $\mu\text{V}/\sqrt{\text{Hz}}$  or  $\text{nV}/\sqrt{\text{Hz}}$  and total output noise is measured in  $\mu\text{V}(\text{rms})$ .

The primary source of noise in low-dropout regulators is the internal reference. In CMOS regulators, noise has a low frequency component and a high frequency component, which depend strongly on the silicon area and quiescent current. Noise can be reduced in two ways: by increasing the transistor area or by increasing the current drawn by the internal reference. Increasing the area will decrease the chance of fitting the die into a smaller package. Increasing the current drawn by the internal reference increases the total supply current (ground pin current). Using an optimized trade-off of ground pin current and die size, LP3853/LP3856 achieves low noise performance and low quiescent current operation.

The total output noise specification for LP3853/LP3856 is presented in the Electrical Characteristics table. The Output noise density at different frequencies is represented by a curve under typical performance characteristics.

### SHORT-CIRCUIT PROTECTION

The LP3853 and LP3856 are short circuit protected and in the event of a peak over-current condition, the short-circuit control loop will rapidly drive the output PMOS pass element

off. Once the power pass element shuts down, the control loop will rapidly cycle the output on and off until the average power dissipation causes the thermal shutdown circuit to respond to servo the on/off cycling to a lower frequency. Please refer to the section on thermal information for power dissipation calculations.

### ERROR FLAG OPERATION

The LP3853/LP3856 produces a logic low signal at the  $\overline{\text{Error}}$  Flag pin when the output drops out of regulation due to low input voltage, current limiting, or thermal limiting. This flag has a built in hysteresis. The timing diagram in *Figure 3* shows the relationship between the  $\overline{\text{ERROR}}$  flag and the output voltage. In this example, the input voltage is changed to demonstrate the functionality of the Error Flag.

The internal  $\overline{\text{Error}}$  flag comparator has an open drain output stage. Hence, the  $\overline{\text{ERROR}}$  pin should be pulled high through a pull up resistor. Although the  $\overline{\text{ERROR}}$  flag pin can sink current of 1mA, this current is energy drain from the input supply. Hence, the value of the pull up resistor should be in the range of  $10\text{k}\Omega$  to  $1\text{M}\Omega$ . **The  $\overline{\text{ERROR}}$  pin must be connected to ground if this function is not used.** It should also be noted that when the shutdown pin is pulled low, the  $\overline{\text{ERROR}}$  pin is forced to be invalid for reasons of saving power in shutdown mode.




FIGURE 3.  $\overline{\text{Error}}$  Flag Operation

### SENSE PIN


In applications where the regulator output is not very close to the load, LP3856 can provide better remote load regulation using the SENSE pin. *Figure 4* depicts the advantage of the SENSE option. LP3853 regulates the voltage at the output

pin. Hence, the voltage at the remote load will be the regulator output voltage minus the drop across the trace resistance. For example, in the case of a 3.3V output, if the trace resistance is  $100\text{m}\Omega$ , the voltage at the remote load will be 3V with 3A of load current,  $I_{LOAD}$ . The LP3856 regulates the voltage at the sense pin. Connecting the sense pin to the

## Application Hints (Continued)

remote load will provide regulation at the remote load, as

shown in *Figure 4*. If the sense option pin is not required, the sense pin must be connected to the  $V_{OUT}$  pin.



20030908

FIGURE 4. Improving remote load regulation using LP3856

### SHUTDOWN OPERATION

A CMOS Logic level signal at the shutdown ( $\overline{SD}$ ) pin will turn-off the regulator. Pin  $\overline{SD}$  must be actively terminated through a 10k $\Omega$  pull-up resistor for a proper operation. If this pin is driven from a source that actively pulls high and low (such as a CMOS rail-to-rail comparator), the pull-up resistor is not required. This pin must be tied to  $V_{in}$  if not used.

### DROPOUT VOLTAGE

The dropout voltage of a regulator is defined as the minimum input-to-output differential required to stay within 2% of the nominal output voltage. For CMOS LDOs, the dropout voltage is the product of the load current and the  $R_{ds(on)}$  of the internal MOSFET.

### REVERSE CURRENT PATH

The internal MOSFET in LP3853 and LP3856 has an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, if the output is pulled above the input in an application, then current flows from the output to the input as the parasitic diode gets forward biased. The output can be pulled above the input as long as the current in the parasitic diode is limited to 200mA continuous and 1A peak.

### POWER DISSIPATION/HEATSINKING

LP3853 and LP3856 can deliver a continuous current of 3A over the full operating temperature range. A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The total power dissipation of the device is given by:

$$P_D = (V_{IN} - V_{OUT})I_{OUT} + (V_{IN})I_{GND}$$

where  $I_{GND}$  is the operating ground current of the device (specified under Electrical Characteristics).

The maximum allowable temperature rise ( $T_{Rmax}$ ) depends on the maximum ambient temperature ( $T_{Amax}$ ) of the application, and the maximum allowable junction temperature ( $T_{Jmax}$ ):

$$T_{Rmax} = T_{Jmax} - T_{Amax}$$

The maximum allowable value for junction to ambient Thermal Resistance,  $\theta_{JA}$ , can be calculated using the formula:

$$\theta_{JA} = T_{Rmax} / P_D$$

LP3853 and LP3856 are available in TO-220 and TO-263 packages. The thermal resistance depends on amount of copper area or heat sink, and on air flow. If the maximum allowable value of  $\theta_{JA}$  calculated above is  $\geq 60$  °C/W for TO-220 package and  $\geq 60$  °C/W for TO-263 package no heatsink is needed since the package can dissipate enough heat to satisfy these requirements. If the value for allowable  $\theta_{JA}$  falls below these limits, a heat sink is required.

### HEATSINKING TO-220 PACKAGE

The thermal resistance of a TO220 package can be reduced by attaching it to a heat sink or a copper plane on a PC board. If a copper plane is to be used, the values of  $\theta_{JA}$  will be same as shown in next section for TO263 package.

The heatsink to be used in the application should have a heatsink to ambient thermal resistance,


$$\theta_{HA} \leq \theta_{JA} - \theta_{CH} - \theta_{JC}$$

In this equation,  $\theta_{CH}$  is the thermal resistance from the case to the surface of the heat sink and  $\theta_{JC}$  is the thermal resistance from the junction to the surface of the case.  $\theta_{JC}$  is about 3°C/W for a TO220 package. The value for  $\theta_{CH}$  depends on method of attachment, insulator, etc.  $\theta_{CH}$  varies between 1.5°C/W to 2.5°C/W. If the exact value is unknown, 2°C/W can be assumed.

## Application Hints (Continued)

### HEATSINKING TO-263 PACKAGE


The TO-263 package uses the copper plane on the PCB as a heatsink. The tab of these packages are soldered to the copper plane for heat sinking. *Figure 5* shows a curve for the  $\theta_{JA}$  of TO-263 package for different copper area sizes, using a typical PCB with 1 ounce copper and no solder mask over the copper area for heat sinking.



**FIGURE 5.  $\theta_{JA}$  vs Copper (1 Ounce) Area for TO-263 package**


As shown in the figure, increasing the copper area beyond 1 square inch produces very little improvement. The minimum value for  $\theta_{JA}$  for the TO-263 package mounted to a PCB is 32°C/W.

*Figure 6* shows the maximum allowable power dissipation for TO-263 packages for different ambient temperatures, assuming  $\theta_{JA}$  is 35°C/W and the maximum junction temperature is 125°C.



**FIGURE 6. Maximum power dissipation vs ambient temperature for TO-263 package**


**Physical Dimensions** inches (millimeters) unless otherwise noted



**TO220 5-lead, Molded, Stagger Bend Package (TO220-5)**  
**NS Package Number T05D**  
 For Order Numbers, refer to the "Ordering Information" section of this document.



**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



CONTROLLING DIMENSION IS INCH  
VALUES IN [ ] ARE MILLIMETERS  
DIMENSIONS IN ( ) FOR REFERENCE ONLY

**TO263 5-Lead, Molded, Surface Mount Package (TO263-5)**  
**NS Package Number TS5B**

For Order Numbers, refer to the "Ordering Information" section of this document.

TS5B (Rev D)

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.  
For the most current product information visit us at [www.national.com](http://www.national.com).

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**BANNED SUBSTANCE COMPLIANCE**

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: [www.national.com/quality/green](http://www.national.com/quality/green).

Lead free products are RoHS compliant.

**National Semiconductor**  
Americas Customer Support Center  
Email: [new.feedback@nsc.com](mailto:new.feedback@nsc.com)  
Tel: 1-800-272-9959

**National Semiconductor**  
Europe Customer Support Center  
Fax: +49 (0) 180-530 85 86  
Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
Deutsch Tel: +49 (0) 69 9508 6208  
English Tel: +44 (0) 870 24 0 2171  
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor**  
Asia Pacific Customer Support Center  
Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor**  
Japan Customer Support Center  
Fax: 81-3-5639-7507  
Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)  
Tel: 81-3-5639-7560

[www.national.com](http://www.national.com)