

Standard Variable Output LDO Regulators

2A Standard Variable Output LDO Regulator



BD00D0AWHFP

No.11023EBT04

●Description

The BD00D0AWHFP is low-saturation regulator. The output voltage can be arbitrarily configured using the external resistance. This IC has a built-in over-current protection circuit that prevents the destruction of the IC due to output short circuits and a thermal shutdown circuit that protects the IC from thermal damage due to overloading.

●Features

- 1) Output Current : 2A
- 2) High Output Voltage Precision : $\pm 1\%$
- 3) Low saturation with PDMOS output
- 4) Built-in over-current protection circuit that prevents the destruction of the IC due to output short circuits
- 5) Built-in thermal shutdown circuit for protecting the IC from thermal damage due to overloading
- 6) Low ESR Capacitor
- 7) HRP5 packaging

●Applications

Audiovisual equipments, FPDs, televisions, personal computers or any other consumer device

●Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Ratings	Unit
Supply Voltage	V _{CC}	-0.3~+35.0	V
Output Control Voltage	V _{CTL}	-0.3~+35.0	V
Power Dissipation	P _d	1.6	W
Operating Temperature Range	T _{opr}	-40~+105	°C
Storage Temperature Range	T _{stg}	-55~+150	°C
Maximum Junction Temperature	T _{jmax}	+150	°C

*1 Not to exceed P_d.

*2 HRP5: Reduced by 12.8mW / °C over Ta = 25°C, when mounted on glass epoxy board: 70mm × 70mm × 1.6mm.

NOTE: This product is not designed for protection against radioactive rays.

●Operating conditions (Ta=25°C)

Parameter	Symbol	Min.	Max.	Unit
Supply Voltage	V _{CC}	4.0	25.0	V
Output Control Voltage	V _{CTL}	0	25.0	V
Output Current	I _o	0	2.0	A
Output Voltage	V _o	3.0	15.0	V

●Electrical characteristics

(Unless otherwise specified, Ta=25°C, Vcc=10V, V_{CTL}=5V, I_o=0mA, V_o=5.0V setting)

(The resistor of between ADJ and V_o =56.7kΩ, ADJ and GND =10kΩ)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Shut Down Current	I _{sd}	—	0	10	μA	V _{CTL} =0V
Bias Current	I _b	—	0.5	1.0	mA	
ADJ Terminal Voltage	V _{ADJ}	0.742	0.750	0.758	V	I _o =50mA
Dropout Voltage	ΔV _d	—	0.40	0.55	V	V _{cc} =V _o × 0.95, I _o =1A
Ripple Rejection	R.R.	45	55	—	dB	f=120Hz, e _{in} *1=1Vrms, I _o =100mA
Line Regulation	Reg.I	—	20	60	mV	V _{cc} =6→25V
Load Regulation	Reg.L	—	V _o × 0.007	V _o × 0.014	V	I _o =5mA→1A
Temperature Coefficient of Output Voltage	T _{cvo.1}	—	+0.04	—	%/°C	I _o =5mA, T _j =-40~-20°C
	T _{cvo.2}	—	±0.005	—	%/°C	I _o =5mA, T _j =-20~+105°C
CTL ON Mode Voltage	V _{thH}	2.0	—	—	V	ACTIVE MODE
CTL OFF Mode Voltage	V _{thL}	—	—	0.8	V	OFF MODE
CTL Bias Current	I _{CTL}	—	25	50	μA	

*1 e_{in} : Input Voltage Ripple

●Electrical characteristic curves (Reference data)

(Unless otherwise specified, $T_a=25^\circ\text{C}$, $V_{CC}=10\text{V}$, $V_{CTL}=5\text{V}$, $I_o=0\text{mA}$, $V_o=5.0\text{V}$ setting)
 (The resistor of between ADJ and $V_o = 56.7\text{k}\Omega$, ADJ and GND = $10\text{k}\Omega$)




Fig.1 Circuit Current
(I_{FEEDBACK_R} ≐ 75μA)




Fig.2 Shut Down Current




Fig.3 Line Regulation
(I_o=0mA)




Fig.4 Line Regulation
(I_o=1000mA)




Fig.5 Load Regulation




Fig.6 Dropout Voltage
(V_{CC}=4.75V)
(I_o=0mA→2000mA)




Fig.7 Ripple Rejection




Fig.8 Output Voltage
Temperature Characteristics




Fig.9 Circuit Current
(I_{FEEDBACK_R} ≐ 75μA)




Fig.10 CTL Voltage vs CTL Current




Fig.11 CTL Voltage vs Output Voltage






Fig.12 Thermal Shutdown
Circuit Characteristics


● Measurement Circuit for Reference Data




Measurement Circuit of Fig.1




Measurement Circuit of Fig.2




Measurement Circuit of Fig.3




Measurement Circuit of Fig.4




Measurement Circuit of Fig.5




Measurement Circuit of Fig.6




Measurement Circuit of Fig.7




Measurement Circuit of Fig.8




Measurement Circuit of Fig.9



Measurement Circuit of Fig.10



Measurement Circuit of Fig.11



Measurement Circuit of Fig.12

●Block diagrams





Fig.13

Pin No.	Pin Name	Function
1	CTL	Output Control Pin
2	Vcc	Power Supply Pin
3	GND	GND
4	Vo	Output Pin
5	ADJ	Adjustable Pin
Fin	GND	GND


●TOP VIEW (Package dimension)

HRP5




●Input / Output Equivalent Circuit Diagrams


Vcc Pin




CTL Pin



Vo Pin




ADJ Pin



●Output Voltage Configuration Method

Please connect resistors R1 and R2 (which determines the output voltage) as shown in Fig.14.

Please be aware that the offset due to the current that flows from the ADJ terminal becomes large when resistors with large values are used. The use of resistors with R1=5kΩ to 10kΩ is recommended.



$$V_o \cong ADJ \times (R1+R2) / R1$$

Fig.14

●Thermal Design




Fig.15




Fig.16 (Reference data)

When using at temperatures over $T_a=25^\circ\text{C}$, please refer to the heat reducing characteristics shown in Fig.15. and Fig.16. The IC characteristics are closely related to the temperature at which the IC is used, so it is necessary to operate the IC at temperatures less than the maximum junction temperature $T_{j\text{max}}$.

Fig.15 and Fig.16 shows the acceptable loss and heat reducing characteristics of the HRP5 package. Even when the ambient temperature T_a is a normal temperature (25°C), the chip (junction) temperature T_j may be quite high so please operate the IC at temperatures less than the acceptable loss P_d .

The calculation method for power consumption $P_c(\text{W})$ is as follows : (Fig.16③)

$$P_c = (V_{cc} - V_o) \times I_o + V_{cc} \times I_b$$

$$\text{Acceptable loss } P_d \geq P_c$$

V_{cc} : Input voltage
 V_o : Output voltage
 I_o : Load current
 I_b : Circuit current
 I_{short} : Short current

Solving this for load current I_o in order to operate within the acceptable loss,

$$I_o \leq \frac{P_d - V_{cc} \times I_b}{V_{cc} - V_o} \quad (\text{Please refer to Fig.9 for } I_b.)$$

It is then possible to find the maximum load current $I_{o\text{Max}}$ with respect to the applied voltage V_{cc} at the time of thermal design.

Calculation Example) When $T_a=85^\circ\text{C}$, $V_{cc}=10\text{V}$, $V_o=5\text{V}$

$$I_o \leq \frac{3.796 - 10 \times I_b}{5} \quad \left[\begin{array}{l} \text{Fig.16③: } \theta_{ja}=17.1^\circ\text{C/W} \rightarrow -58.4\text{mW}/^\circ\text{C} \\ 25^\circ\text{C}=7.3\text{W} \rightarrow 85^\circ\text{C}=3.796\text{W} \end{array} \right]$$

$$I_o \leq 758.2\text{mA} \quad (I_b: 0.5\text{mA})$$

Please refer to the above information and keep thermal designs within the scope of acceptable loss for all operating temperature ranges. The power consumption P_c of the IC when there is a short circuit (short between V_o and GND) is :

$$P_c = V_{cc} \times (I_b + I_{short}) \quad (\text{Please refer to Fig. 5 for } I_{short})$$


●Notes for use

1. Absolute maximum ratings
Use of the IC in excess of absolute maximum ratings (such as the input voltage or operating temperature range) may result in damage to the IC. Assumptions should not be made regarding the state of the IC (e.g., short mode or open mode) when such damage is suffered. If operational values are expected to exceed the maximum ratings for the device, consider adding protective circuitry (such as fuses) to eliminate the risk of damaging the IC.
2. Electrical characteristics described in these specifications may vary, depending on temperature, supply voltage, external circuits and other conditions. Therefore, be sure to check all relevant factors, including transient characteristics.
3. GND potential
The potential of the GND pin must be the minimum potential in the system in all operating conditions. Ensure that no pins are at a voltage below the GND at any time, regardless of transient characteristics.
4. Ground wiring pattern
When using both small-signal and large-current GND traces, the two ground traces should be routed separately but connected to a single ground potential within the application in order to avoid variations in the small-signal ground caused by large currents. Also ensure that the GND traces of external components do not cause variations on GND voltage. The power supply and ground lines must be as short and thick as possible to reduce line impedance.
5. Inter-pin shorts and mounting errors
Use caution when orienting and positioning the IC for mounting on printed circuit boards. Improper mounting may result in damage to the IC. Shorts between output pins or between output pins and the power supply or GND pins (caused by poor soldering or foreign objects) may result in damage to the IC.
6. Operation in strong electromagnetic fields
Using this product in strong electromagnetic fields may cause IC malfunction. Caution should be exercised in applications where strong electromagnetic fields may be present.
7. Testing on application boards
When testing the IC on an application board, connecting a capacitor directly to a low-impedance pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from a jig or fixture during the evaluation process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.
8. Thermal consideration
Use a thermal design that allows for a sufficient margin in light of the Pd in actual operating conditions. Consider Pc that does not exceed Pd in actual operating conditions. ($P_d \geq P_c$)

$$\left(\begin{array}{l} T_{jmax} : \text{Maximum junction temperature} = 150[^\circ\text{C}] , T_a : \text{Peripheral temperature}[^\circ\text{C}] , \\ \theta_{ja} : \text{Thermal resistance of package-ambience}[^\circ\text{C}/\text{W}] , P_d : \text{Package Power dissipation [W]} , \\ P_c : \text{Power dissipation [W]} , V_{cc} : \text{Input Voltage} , V_o : \text{Output Voltage} , I_o : \text{Load} , I_b : \text{Bias Current} \end{array} \right)$$

Package Power dissipation : $P_d (W) = (T_{jmax} - T_a) / \theta_{ja}$
 Power dissipation : $P_c (W) = (V_{cc} - V_o) \times I_o + V_{cc} \times I_b$
9. Vcc pin
Insert a capacitor ($V_o \geq 5V$: capacitor $\geq 1\mu\text{F} \sim$, $V_o < 5V$: capacitor $\geq 2.2\mu\text{F} \sim$) between the Vcc and GND pins. The appropriate capacitance value varies by application. Be sure to allow a sufficient margin for input voltage levels.


Electric capacitance




Ceramic capacitors, Low ESR capacitors

10. Output pin


It is necessary to place capacitors between each output pin and GND to prevent oscillation on the output. Usable capacitance values range from 2.2 μ F to 1000 μ F. Ceramic capacitors can be used as long as their ESR value is low enough to prevent oscillation (0.001 Ω to 20 Ω). Abrupt fluctuations in input voltage and load conditions may affect the output voltage.



Cout_ESR vs Io(reference data)



Cin vs Cout(reference data)



※Operation Notes 10 Measurement circuit

11. CTL pin

Do not make voltage level of chip enable pin keep floating level, or in between VthH and VthL. Otherwise, the output voltage would be unstable or indefinite.

12. For a steep change of the Vcc voltage

Because MOS FET for output Transistor is used when an input voltage change is very steep, it may evoke large current. When selecting the value of external circuit constants, please make sure that the operation on the actual application takes these conditions into account.

13. For an infinitesimal fluctuations of output voltage.

At the use of the application that infinitesimal fluctuations of output voltage caused by some factors (e.g. disturbance noise, input voltage fluctuations, load fluctuations, etc.), please take enough measures to avoid some influence (e.g. insert the filter, etc.).

14. Over current protection circuit (OCP)

The IC incorporates an integrated over-current protection circuit that operates in accordance with the rated output capacity. This circuit serves to protect the IC from damage when the load becomes shorted. It is also designed to limit output current (without latching) in the event of a large and instantaneous current flow from a large capacitor or other component. These protection circuits are effective in preventing damage due to sudden and unexpected accidents. However, the IC should not be used in applications characterized by the continuous or transitive operation of the protection circuits.


15. Thermal shutdown circuit (TSD)

The IC incorporates a built-in thermal shutdown circuit, which is designed to turn the IC off completely in the event of thermal overload. It is not designed to protect the IC from damage or guarantee its operation. ICs should not be used after this function has activated, or in applications where the operation of this circuit is assumed.

16. Applications or inspection processes where the potential of the Vcc pin or other pins may be reversed from their normal state may cause damage to the IC's internal circuitry or elements. Use an output pin capacitance of 1000 μ F or lower in case Vcc is shorted with the GND pin while the external capacitor is charged. Insert a diode in series with Vcc to prevent reverse current flow, or insert bypass diodes between Vcc and each pin.


17. Positive voltage surges on VCC pin

A power zener diode should be inserted between VCC and GND for protection against voltage surges of more than 35V on the VCC pin.




18. Negative voltage surges on VCC pin

A schottky barrier diode should be inserted between VCC and GND for protection against voltages lower than GND on the VCC pin.



19. Output protection diode

Loads with large inductance components may cause reverse current flow during startup or shutdown. In such cases, a protection diode should be inserted on the output to protect the IC.




20. Regarding input pins of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. PN junctions are formed at the intersection of these P layers with the N layers of other elements, creating parasitic diodes and/or transistors. For example (refer to the figure below):

○When GND > Pin A and GND > Pin B, the PN junction operates as a parasitic diode

○When GND > Pin B, the PN junction operates as a parasitic transistor

Parasitic diodes occur inevitably in the structure of the IC, and the operation of these parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.





Example of Simple Monolithic IC Architecture

●Ordering part number

B	D	0	0	D	0	A	W	H	F	P	-	T	R
ROHM model Name		Output Voltage 00:Variable		Current capacity D0A:2A			Shutdown switch W : With switch None : Without switch	Package HFP: HRP5				Packaging and forming specification TR: Embossed tape and reel	

HRP5



Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

<http://www.rohm.com/contact/>