

Secondary LDO Regulators Secondary Variable Output LDO Regulator



BD00IC0WEFJ

No.11026EBT11

Description

BD00IC0WEFJ is a LDO regulator with output current 1.0A. The output accuracy is $\pm 1\%$ of output voltage. With external resistance, it is available to set the output voltage at random (from 0.8V to 4.5V) and also provides output voltage fixed type without external resistance. It is used for the wide applications of digital appliances. It has package type: HTSOP-J8. Over current protection (for protecting the IC destruction by output short circuit), circuit current ON/OFF switch (for setting the circuit 0µA at shutdown mode), and thermal shutdown circuit (for protecting IC from heat destruction by over load condition) are all built in. It is usable for ceramic capacitor and enables to improve smaller set and long-life.

Features

- 1) Output current 1.0A
- 2) High accuracy reference voltage circuit
- 3) Built-in Over Current Protection circuit (OCP)
- 4) Built-in Thermal Shut Down circuit (TSD)
- 5) With shut down switch
- 6) Output voltage variable type (0.8V to 4.5V)
- 7) Package: HTSOP-J8

Output voltage differential Line up

Product name	Variable	Package
BD00IC0WEFJ	0	HTSOP-J8

Product name :	 -		 W E	
	 	<u> </u>	d	

Signal	Descr	ription
	Output	voltage
а	00	Variable
	Voltage r	esistance
b	G	15V
D	н	10V
	I	7V
	Output	current
	A3	0.3A (G/H series)
с	A5	0.5A (G/H/I series)
	CO	1.0A (G/H/I series)
	C5	1.5A (H series)
d	Shutdow	/n switch
u	"W"	Shutdown switch is built in
	Pacl	kage
е	EFJ	HTSOP-J8

●Absolute maximum ratings (Ta=25°C)

Paramet	er	Symbol	Ratings	Unit
Power supply voltage)	VCC	7.0 * ¹	V
EN voltage		VEN	7.0	V
Power dissipation	HTSOP-J8	Pd	2110 ^{*2}	mW
Operating Temperatu	re Range	Topr	-25~+85	°C
Storage Temperature	Range	Tstg	-55~+150	°C
Junction Temperature)	Tjmax	+150	°C

*1 Not to exceed Pd

*2 Reduced by 16.9mW/°C for each increase in Ta of 1°C over 25°C. (when mounted on a board 70mm × 10mm × 1.6mm glass-epoxy board, two layer)

Operating conditions (Ta=25°C)


Parameter	Symbol	Ratings		Unit
Palameter	Symbol	Min.	Max.	
Input power supply voltage	VCC	2.4	5.5	V
EN voltage	VEN	0.0	5.5	V
Output voltage setting range	VO	0.8	4.5	V
Output current	IO	0.0	1.0	А

This product should not be used in a radioactive environment.


●Electrical characteristics (Unless otherwise noted, Ta=25°C, EN=3V, VCC=3.3V, R1=16kΩ, R2=7.5kΩ)

Parameter	Sumbol		Limits		Unit	Conditions
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Circuit current at shutdown mode	ISTB	-	0	5	μA	EN=0V, OFF mode
Bias current	ICC	-	250	500	μA	
Line regulation	Reg.li	-	25	50	mV	VCC=(VO+0.6V)→5.5V
Load regulation	Reg lo	-	25	75	mV	IO=0→1.0A
Minimun dropout Voltage	VCO	-	0.4	0.6	V	VCC=3.3V, IO=1.0A
Output reference voltage	VFB	0.792	0.800	0.808	V	IO=0A
EN Low voltage	VEN(Low)	0	-	0.8	V	
EN High voltage	VEN(High)	2.4	-	5.5	V	
EN Bias current	IEN	1	3	9	μA	

●I/O Equivalent circuits




●Reference data (Unless otherwise noted, Ta=25°C, EN=3V, VCC=3.3V, R1=16kΩ, R2=7.5kΩ)



www.rohm.com © 2011 ROHM Co., Ltd. All rights reserved.


Reference data



www.rohm.com © 2011 ROHM Co., Ltd. All rights reserved.


Downloaded from Elcodis.com electronic components distributor

Reference data



www.rohm.com © 2011 ROHM Co., Ltd. All rights reserved.

Heat dissipation characteristics



Measure condition: mounted on a ROHM board, and IC Substrate size: 70mm × 70mm × 1.6mm

- $\boldsymbol{\cdot}$ Solder the substrate and package reverse exposure heat radiation part
- 1 IC only
- θ j-a=249.5°C/W
- ② 1-layer(copper foil are :0mm × 0mm)
- θj-a=153.2°C/W
- ③ 2-layer(copper foil are :15mm × 15mm) θj-a=113.6°C/W
- (4) 2-layer(copper foil are :70mm × 70mm) θ j-a=59.2°C/W
- 5 4-layer(copper foil are :70mm × 70mm) θ j-a=33.3°C/W

Heat Loss

Thermal design should allow operation within the following conditions. Note that the temperatures listed are the allowed temperature limits, and thermal design should allow sufficient margin from the limits.

- 1. Ambient temperature Ta can be no higher than 85°C.
- 2. Chip junction temperature (Tj) can be no higher than 150°C.

Chip junction temperature can be determined as follows:

```
Calculation based on ambient temperature (Ta)
Ti=Ta+\theta i-a × P
```

<Reference values>

θ j-a : HTSOP-J8 153.2°C/W
 1-layer substrate (copper foil density 0mm × 0mm)
 113.6°C/W
 2-layer substrate (copper foil density 15mm × 15mm)
 2-layer substrate (copper foil density 70mm × 70mm)
 33.3°C/W
 Substrate size: 70mm × 70mm × 1 6mm (substrate with thermal

Substrate size: 70mm × 70mm × 1.6mm (substrate with thermal via)

Most of the heat loss that occurs in the BD00IC0WEFJ is generated from the output Pch FET. Power loss is determined by the total VCC-VO voltage and output current. Be sure to confirm the system input and output voltage and the output current conditions in relation to the heat dissipation characteristics of the VCC and VO in the design. Bearing in mind that heat dissipation may vary substantially depending on the substrate employed (due to the power package incorporated in the BD00IC0WEFJ make certain to factor conditions such as substrate size into the thermal design.

Power consumption [W] = $\{$ Input voltage (VCC) - Output voltage (VO) $\} \times IO(Ave)$

Example) When VCC=3.3V, VO=2.5V, IO(Ave) = 0.1A


Power consumption [W] = $\{3.3V - 2.5V\} \times 0.1A$ =0.08[W]


About Input-to-output capacitor

It is recommended that a capacitor is placed nearby pin between Input pin and GND, output pin and GND.

A capacitor, between input pin and GND, is valid when the power supply impedance is high or drawing is long. Also as for a capacitor, between output pin and GND, the greater the capacity, more sustainable the line regulation and it makes improvement of characteristics by load change. However, please check by mounted on a board for the actual application. Ceramic capacitor usually has difference, thermal characteristics and series bias characteristics, and moreover capacity decreases gradually by using conditions.


For more detail, please be sure to inquire the manufacturer, and select the best ceramic capacitor.






About equivalent series resistance ESR (Output capacitor)


Please attach an anti-oscillation capacitor between VO and GND. Capacitor usually has ESR(Equivalent Series Resistance), and operates stable in ESR-IO range, showed right. Generally, ESR of ceramic, tantalum and electronic capacitor etc. is different for each, so please be sure to check a capacitor which is going to use, and use it inside the stable operating region, showed right. Then, please evaluate for the actual application.



Block diagram




●Pin number - Pin name



Pin No.	Pin name	Pin Function
1	VO	Output pin
2	FB	Feedback pin
3	GND	GND pin
4	N.C.	Non Connection (Used to connect GND or OPEN state.)
5	EN	Enable pin
6	N.C.	Non Connection (Used to connect GND or OPEN state.)
7	N.C.	Non Connection (Used to connect GND or OPEN state.)
8	VCC	Input pin
Reverse	FIN	Substrate (Connect to GND)


Evaluation board circuit



Evaluation board parts list

Designation	Value	Part No.	Company	Designation	Value	Part No.	Company
R1	16kΩ	MCR01PZPZF1602	ROHM	C4	-	-	-
R2	7.5kΩ	MCR01PZPZF7501	ROHM	C5	2.2µF	CM105B225K16A	KYOCERA
R3	-	-	-	C6	-	-	-
R4	-	-	-	C7	-	-	-
R5	-	-	-	C8	-	-	-
R6	-	-	-	C9	-	-	-
C1	1µF	CM105B105K16A	KYOCERA	C10	-	-	-
C2	-	-		U1	-	BD00IC0WEFJ	ROHM
C3	-	-		U2	-	-	-

About board layout



- Input capacitor Cin of VCC (Vin) should be placed very close to VCC(Vin) pin as possible, and used broad wiring pattern. Output capacitor Co also should be placed close to IC pin as possible. In case connected to inner layer GND plane, please use several through hole.
- VFB pin has comparatively high impedance, and is apt to be effected by noise, so floating capacity should be minimum as possible. Please be careful in wiring drawing
- · Please take GND pattern space widely, and design layout to be able to increase radiation efficiency.
- For output voltage setting

Output voltage can be set by FB pin voltage(0.800V typ.)and external resistance R1, R2.

$$VO = VFB \times \frac{R_1 + R_2}{R_2}$$

(The use of resistors with R1+R2=1k to 90k is recommended)

Notes for use

(1) Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

(2) Connecting the power supply connector backward

Connecting of the power supply in reverse polarity can damage IC. Take precautions when connecting the power supply lines. An external direction diode can be added.

(3) Power supply lines

Design PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and the GND terminal. When applying electrolytic capacitors in the circuit, not that capacitance characteristic values are reduced at low temperatures.

(4) GND voltage


The potential of GND pin must be minimum potential in all operating conditions.

(5) Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

(6) Off-leak in high temperature.

Off-leak in high temperature may increase because of manufacturing of IC diviation. Design in cousideration with graph of typ, worst is shown below.



(7) Inter-pin shorts and mounting errors

Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if pins are shorted together.

(8) Actions in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.

(9) ASO

When using the IC, set the output transistor so that it does not exceed absolute maximum ratings or ASO.

(10) Thermal shutdown circuit

The IC incorporates a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent thermal runaway. It is not designed to protect the IC or guarantee its operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of this circuit is assumed.

	TSD ON Temperature[°C] (typ.)	Hysteresis Temperature [°C] (typ.)
BD00IC0WEFJ	175	15

(11) Testing on application boards


When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting or storing the IC.

(12) Regarding input pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

- When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.
- When GND > Pin B, the P-N junction operates as a parasitic transistor.


Parasitic diodes can occur inevitable in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used.




(13) Ground Wiring Pattern.

When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the ground potential of application so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern of any external components, either.

Ordering part number



HTSOP-J8



	Notes
	ying or reproduction of this document, in part or in whole, is permitted without the tof ROHM Co.,Ltd.
The cor	ntent specified herein is subject to change for improvement without notice.
"Produc	ntent specified herein is for the purpose of introducing ROHM's products (hereinafter cts"). If you wish to use any such Product, please be sure to refer to the specifications, an be obtained from ROHM upon request.
illustrat	es of application circuits, circuit constants and any other information contained herein e the standard usage and operations of the Products. The peripheral conditions must n into account when designing circuits for mass production.
Howeve	are was taken in ensuring the accuracy of the information specified in this document. er, should you incur any damage arising from any inaccuracy or misprint of such tion, ROHM shall bear no responsibility for such damage.
example implicitl other pa	hnical information specified herein is intended only to show the typical functions of and es of application circuits for the Products. ROHM does not grant you, explicitly or ly, any license to use or exercise intellectual property or other rights held by ROHM and arties. ROHM shall bear no responsibility whatsoever for any dispute arising from the such technical information.
equipm	oducts specified in this document are intended to be used with general-use electronic ent or devices (such as audio visual equipment, office-automation equipment, commu- a devices, electronic appliances and amusement devices).
The Pro	ducts specified in this document are not designed to be radiation tolerant.
	ROHM always makes efforts to enhance the quality and reliability of its Products, a t may fail or malfunction for a variety of reasons.
against failure c shall be	be sure to implement in your equipment using the Products safety measures to guard the possibility of physical injury, fire or any other damage caused in the event of the of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM ear no responsibility whatsoever for your use of any Product outside of the prescribed or not in accordance with the instruction manual.
system may res instrum controll of the F	oducts are not designed or manufactured to be used with any equipment, device or which requires an extremely high level of reliability the failure or malfunction of which sult in a direct threat to human life or create a risk of human injury (such as a medical ent, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel- er or other safety device). ROHM shall bear no responsibility in any way for use of any Products for the above special purposes. If a Product is intended to be used for any becial purpose, please contact a ROHM sales representative before purchasing.
be cont	ntend to export or ship overseas any Product or technology specified herein that may rrolled under the Foreign Exchange and the Foreign Trade Law, you will be required to a license or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/

Downloaded from Elcodis.com electronic components distributor