4 MEGA BIT (262,144 WORD x 16 BIT) CMOS ONE TIME PROGRAMMABLE READ ONLY MEMORY

#### **DESCRIPTION**

The TC544096P/F is a 262,144 word × 16 bit CMOS one time programmable read only memory. The TC544096P/F is JEDEC standard pin configuration.

TC544096P/F is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 60mA/8.3MHz and access time of 120ns/150ns.

The electrical characteristics and programming method and the same as U.V. EPROM TC574096D's once programmed, the TC544096P/F can not be erased because of using plastic package without transparent window.

#### **FEATURES**

• Peripheral circuit : CMOS

Memory cell • Fast access time

TC544096P/F-120:120ns(VCC=5.0V±10%) ◆ Input and output TTL compatible

: N-MOS

TC544096P/F-150:150ns(VCC=5.0V±10%) • JEDEC standard 40 pin

• Low power dissipation

Active : 60mA/8.3MHz

Standby: 100µA

• Single 5V power supply

• Full static operation

• High speed programming operation: tpw 50µs

• TC544096P : DIP40-P-600

TC544096F: SOP40-P-525


#### PIN CONNECTION (TOP VIEW)

	J-7
<u>v,,</u> ₫₁	40 Vcc
व्ह 🗓 2	39 N A17
D15 🗓 3	38 A16
CE []2 D15 []3 D14 []4	37 A15
D13 [5	36 1 A14
D12 Q6	35] A13 34] A12 33] A11
011 🗓7	341 412
011 47	330
D10 U8	h
D10 [ 8 D9 [ 9	32 A10
D8 [] 10	31 [] A9
V <sub>35</sub> [[11	32   A10 31   A9 30   V <sub>55</sub> 29   A8
07 🛘 12	29 ] A8
O6 🛮 13	2811 ~/
D8 []10 V <sub>55</sub> []11 D7 []12 D6 []13 D5 []14	27 A6
D4 🗓 15	26[] A5
03 🖺 16	25 T A4
D2 []17	24 A3
D1 []18 D0 []19	24] A3 23] A2 22] A1
2. 4.2	22 II A1
OE (150	21 A0
OF HS0	ייי קוי∙

#### PIN NAMES

A0~A17	Address Inputs
D0~D15	Outputs (Inputs)
CE	Chip Enable Input
ŌĒ	Output Enable Input
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage
Vpp	Program Supply Voltage
Vss	Ground
	Datasheetho

#### **BLOCK DIAGRAM**



#### **MODE SELECTION**

MODE	CE	OE.	Vpp	V <sub>CC</sub>	D0~D15	Power
Read	L	L			Data Out	A adium
Output Deselecst	*	н	5∨	5V	list landana	Active
Standby	Н	*	]		High Impedance	Standby
Program	L	н			Data in	
Program Inhibit	н	н	12.50V	6.25∨	High Impedance	Active
Program Verify	*	L			Data Out	

<sup>\* :</sup> H or L

#### **MAXIMUM RATINGS**

SYMBOL	CHARACTERISTIC	RATING	UNIT
V <sub>CC</sub>	V <sub>CC</sub> Power Supply Voltage	- 0.6~7.0	٧
V <sub>PP</sub>	Program Supply Voltage	- 0.6~14.0	٧
V <sub>IN</sub>	Input Voltage	-0.6~7.0	V
V <sub>IN</sub> (A9)	input Voltage (A9)	-0.6~13.5	٧
V <sub>IVO</sub>	Input/Output Voltage	-0.6~V <sub>CC</sub> +0.5	٧
P <sub>D</sub>	Power Dissipation	1.5	w
TSOLDER	Soldering Temperature Time	260 · 10	°C · sec
T <sub>strg</sub>	Storage Temperature	- 65~125	٠٢
Topr	Operating Temperature	0~70	<b>°</b> C

## **READ OPERATION**

## AC/DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	CHARACTERISTIC	TC544096P/F - 120, 150
Ta	Ambient Temperature	0~70°C
Vcc	V <sub>CC</sub> Power Supply Voltage	5V ± 10%
Vpp	V <sub>PP</sub> Power Supply Voltage	0V~V <sub>CC</sub> + 0.6V

#### DC AND OPERATING CHARACTERISTICS

SYMBOL	CHARACTERISTIC	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
l <u>L</u> I	Input Current	V <sub>IN</sub> = 0~V <sub>CC</sub>		-	-	± 10	μА
¹cco1		CE = OV	f = 8.3MHz	-	-	60	mA
Icco2	Operating Current	I <sub>OUT</sub> = 0mA	f=1MHz	**	-	30	mA
lccs1		CE = V <sub>IH</sub> CE = V <sub>CC</sub> - 0.2V		-		1	mA
lccsz	Standby Current			-	-	100	μA
VIH	Input High Voltage			2.2	-	V <sub>CC</sub> + 0.3	٧
VIL	Input Low Voltage		_	- 0.3	-	0.8	٧
Voн	Output High Voltage	I <sub>OH</sub> = -400	Aμ	2.4	-	-	٧
Val	Output Low Voltage	1 <sub>OL</sub> = 2.1mA		-	-	0.4	٧
lpg1	V <sub>PP</sub> Current	Vpp = 0V~VCC + 0.6V		-	-	± 10	μА
1 <sub>LO</sub>	Ouptut Leakage Current	V <sub>OUT</sub> = 0.4V~V <sub>CC</sub>		-	-	± 10	μΑ

#### AC CHARACTERISTICS

		TC544096	SP/F-120	TC544096	UNIT	
SYMBOL	CHARACTERISTIC	MIN.	MAX.	MIN.	MAX.	0
t <sub>ACC</sub>	Address Access Time	-	120	-	150	
†CE	CE to Output Valid	-	120	-	150	
<sup>t</sup> OE	OE to Output Valid	-	60	-	70	
t <sub>DF1</sub>	CE to Output in High-Z		50	-	60"	ns
t <sub>DF2</sub>	OE to Output in High-Z	-	50		60	
tон	Output Data Hold Time	0	-	0		

#### AC TEST CONDITIONS

Ouput Load

: 1 TTL Gate and CL=100pF

Input Pulse Rise and Fall Times

: 10ns Max.

Input Pulse Levels

: 0.45V to 2.4V

Timing Measurement Reference Levels: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V




## CAPACITANCE \*(Ta=25°C, f=1MHz)

SYMBOL	CHARACTERISTIC TEST CONDITION N		MIN.	TYP.	MAX.	ŲNIT
Cin	Input Capacitance	V <sub>IN</sub> = 0V	-	6	10	_
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	<b>-</b>	10	12	pr

<sup>\*</sup>This characteristic is periodically sampled and is not 100% tested.

#### TIMING WAVEFORMS (READ)



## HIGH SPEED PROGRAM OPERATION

### DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNIT
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>CC</sub> + 1.0	V
VIL	Input Low Voltage	- 0.3	-	0.8	٧
Vcc	V <sub>CC</sub> Power Supply Voltage	6.00	6.25	6.50	٧
Vpp	V <sub>PP</sub> Power Supply Voltage	12.20	12.50	12.80	V

## DC AND OPERATING CHARACTERISTICS (Ta=25 $\pm$ 5°C, V<sub>CC</sub>=6.25V $\pm$ 0.25V, V<sub>pp</sub>=12.50V $\pm$ 0.30V)

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
ال	Input Current	Current V <sub>IN</sub> = 0~V <sub>CC</sub>		•	± 10	μΑ
Voн	Output High Voltage loн = - 400μΑ		2.4	-	-	٧
VoL	Output Low Voltage	I <sub>QL</sub> = 2.1mA	•	•	0.4	٧
¹cc	V <sub>CC</sub> Supply Current	-	-	-	30	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	V <sub>PP</sub> = 12.8V	-	-	50	mA

# AC PROGRAMMING CHARACTERISTICS (Ta=25 $\pm$ 5°C, V<sub>CC</sub>=6.25V $\pm$ 0.25V, V<sub>PP</sub>=12.50V $\pm$ 0.30V)

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tas	Address Setup Time	-	2	-	-	μs
t <sub>AH</sub>	Address Hold Time	••	2	-	_	μs
tces	CE Setup Time	-	0	-	-	μς
tcen	CE Hold Time	-	0			μs
t <sub>OES</sub>	OE Set up Time *	-	2			μs
tos	Data Set up Time	-	2	-	-	μ5
t <sub>DH</sub>	Data Hold Time	-	2	-	-	μs
typs	V <sub>PP</sub> Set up Time		2	<u> </u>	-	μs
tvcs	V <sub>CC</sub> Set up Time	-	2	-	-	μς
tpw	Program Pulse Width	-	45	50	55	μs
to€	OE to Output Valid CE = V <sub>IH</sub>	ČE=V <sub>IH</sub>	-	_	100	ns
<sup>†</sup> DFP	OE to Output in High-Z	CE = VIH	-	_	90	ns

#### AC TEST CONDITIONS

• Output Load : 1 TTL Gate and CL=100pF


Input Pulse Rise and Fall Time : 10ns Max.
Input Pulse Levels : 0.45V to 2.4V

• Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V



#### TIMING WAVEFORMS (PROGRAM)

#### HIGH SPEED PROGRAM OPERATION



Note 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp.

- 2. Removing the device from socket and setting the device in socket with Vpp=12.50V may cause permanent damage to the device.
- 3. The Vpp supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

#### OPERATION INFORMATION

The TC544096P/F's six operation-modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	PIN NAMES	Œ	ŌĒ	Vpp	V <sub>CC</sub>	D0~D15	POWER				
	Read	Ĺ	L			. Data Out	Active				
Read Operation	Output Deselect	*	Н	5∨	5∨	5∨	5∨	5∨	High Impedance		
	Standby	Н				rigit impedance	Standby				
Program	Program	L	н			Data in	_				
Operation (Ta = 25 ± 5°C)	Program Inhibit	н	н	12.50V	6.25∨	High Impedance	Active				
	Program Verify	*	L	1	j	Data Out					

Note: H; VIH, L: VIL, \*: VIH or VIL

#### READ MODE

The TC544096P/F has two control functions. The chip enable  $(\overline{CE})$  controls the operation power and should be used for device selection. The output enable  $(\overline{OE})$  controls the output buffers, independent of device selection. Assuming that  $\overline{CE} = \overline{OE} = V_{IL}$ , the output data is valid at the outputs after address access time from stabilizing of all addresses. The  $\overline{CE}$  to output valid (tce) is equal to the address access time (tacc).

Assuming that  $\overline{CE} = V_{IL}$  and all addresses are valid, the output data is valid at the outputs after toe from the falling edge of  $\overline{OE}$ .

#### OUTPUT DESELECT MODE

Assuming that  $\overline{CE} = V_{IH}$  or  $\overline{OE} = V_{IH}$ , the outputs will be in a high impedance state. So two or more TC544096P/F's can be connected together on a common bus line. When  $\overline{CE}$  is decoded for device selection, all deselected devices are in low power standby mode.

#### STANDBY MODE

The TC544096P/F has a low power standby mode controlled by the  $\overline{CE}$  signal. By applying a high level to the  $\overline{CE}$  input, the TC544096P/F is placed in the standby mode which reduce the operating current to 100µA by applying MOS-high level (VCC) and then the outputs are in a high impedance state, independent of the  $\overline{OE}$  inputs.



#### PROGRAM MODE

Initially, when received by customers, all bits of the TC544096P/F are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC544096P/F is in the programming mode when the Vpp input is at 12.50V and  $\overline{CE}$  is at Low under  $\overline{OE} = V_{IH}$ .

The TC544096P / F can be programmed any location at any time either individually, sequentially, or at random.

#### PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with  $\overline{OE}$  at  $V_{IL}$ .

#### PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.50V) is applied to Vpp terminal, a high level  $\overline{CE}$  and  $\overline{OE}$  input inhibits the TC544096P/F from being programmed.

Programming of two or more TC544096P / F's in parallel with different data is easily accomplished. That is, all inputs except for  $\overline{CE}$  and  $\overline{OE}$  may be commonly connected, and a low level program pulse is applied to the  $\overline{CE}$  of the desired device only and high level signal is applied to the other devices.

#### HIGH SPEED PROGRAM MODE


The device is set up in the high speed programming mode when the programming voltage (+12.50V) is applied to the Vpp terminal with  $V_{CC}=6.25V$ .

The programming is achieved by applying a single low level 50 $\mu$ s pulse to the  $\overline{\text{CE}}$  input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of 50 $\mu$ s is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with width of 1 time more than that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with  $V_{CC} = V_{PP} = 5V$ .

## HIGH SPEED PROGRAM MODE





#### ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC544096P/F which identifies it's manufacture and device type.

The programming equipment may read out manufacturer code and device code from TC544096P /F by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V<sub>IL</sub> in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V<sub>IH</sub>.

These two codes possess an odd parity with the parity bit of (D7).

The following table shows electric signature of TC544096P/F.

PINS	Ao	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D11	Dio	Dg	Ď8	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	HEX DATA
Manufacturer Code	V <sub>IL</sub>	٠	*	*		*	*	•	•	1	0	0	1	1	0	0	0	••98
Device Code	VIH	٠	•	•	•		*	•	•	0	0	0	0	1	1	1	0	**0€


Notes :  $A9 = 12V \pm 0.5V$ ,

\*: Don't care

 $A_1-A_8$ ,  $A_{10}-A_{17}$ ,  $\overline{CE}$ ,  $\overline{OE}=V_{IL}$ 

## **OUTLINE DRAWINGS**

Plastic DIP DIP40-P-600



## **OUTLINE DRAWINGS**

Plastic SOP SOP40 – P – 525

