## -Overview

This is an interface IC for a 5V smart card.
It works as a bidirectional signal buffer between a smart card and a controller. Also, it supplies 5 V power to a smart card. With an electrostatic breakdown voltage of more than HBM; $\pm 6000 \mathrm{~V}$, it protects the card contact pins.

## -Features

1) 1 half duplex bidirectional buffers
2) Protection against short-circuit for all the card contact pins
3) 5 V power source for the card (VCC)
4) Over-current protection for card power source
5) Built-in thermal shutdown circuit
6) Built-in supply voltage detector
7) Automatic activation/deactivation sequence function for card contact pin

Activation sequence: driven by a signal from controller (CMDVCCB $\downarrow$ )
Deactivation sequence: driven by a signal from controller (CMDVCCB $\uparrow$ ) and fault detection (card removal, short circuit of card power, IC overheat detection, VDD or VDDP drop)
8) Card contact pin ESD voltage $\geqq \pm 6000 \mathrm{~V}$
9) Recommend frequency of crystal oscillator: 8 MHz (BD8918F/FV), 16MHz (BD8919F/FV)
10) Programmable for card clock division of output signal: $1 / 1$ and $1 / 2(B D 8918 F / F V), 1 / 2$ and $1 / 4(B D 8919 F / F V)$.
11) RST output control by RSTIN input signal (positive output)
12) One multiplexed card status output by OFFB signal

## - Applications

Interface for CLASS A smart cards
Interface for B-CAS cards

- Line up matrix

| Part No <br> Ratio of dividing frequency | Package |  |
| :--- | :---: | :--- |
| BD8918F | $1 / 1 \mathrm{f}, 1 / 2 \mathrm{f}$ | SOP16 |
|  |  | SSOP-B16 |
| BD8918FV |  | SOP16 |
| BD8919F | $1 / 2 \mathrm{f}, 1 / 4 \mathrm{f}$ | SSOP-B16 |
| BD8919FV |  |  |

- Absolute maximum ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Ratings | Unit |  |
| :--- | :---: | :---: | :---: | :--- |
| VDD Input Voltage | $\mathrm{V}_{\mathrm{DD}}$ | $-0.3 \sim 6.5$ | V |  |
| VDDP Input Voltage | $\mathrm{V}_{\mathrm{DDP}}$ | $-0.3 \sim 6.5$ | V | Notes |
| I/O Pin Voltage | $\mathrm{V}_{\text {MIN }}$ <br> $\mathrm{V}_{\text {MOUT }}$ | $-0.3 \sim+6.5$ | V | Pin: XTAL1, XTAL2, CLKSEL, RSTIN, IO_U <br> CMDVCCB, OFFB |
| Card Contact Pin Voltage | $\mathrm{V}_{\mathrm{CD}}$ | $-0.3 \sim+6.5$ | V | Pin: PRES, CLK, RST, IO_C |
| Junction Temperature | $\mathrm{T}_{\text {jmax }}$ | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | $-55 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |  |
| Power Dissipation | $\mathrm{P}_{\text {tot }}$ | $0.375{ }^{* 1}$ <br> $0.500{ }^{* 2}$ | W | $\mathrm{T}=-20 \sim+85^{\circ} \mathrm{C}$ <br> (Refer to the following package power dissipation) |

*1 BD8918F/BD8919F, *2 BD8918FV/BD8919FV

- This product is not designed to be radiation tolerant.
- Absolute maximum ratings are not meant for guarantee of operation.
- Operating Conditions $\left(\mathbf{T a}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symb <br>  | Ratings |  |  | Unit |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
|  |  | MIN | TYP | MAX |  |  |
| VDD Input Voltage |  | 2.7 | - | 5.5 | V |  |
| VDDP Input Voltage | $\mathrm{V}_{\text {DDP }}$ | 4.75 | - | 5.5 | V | $\mathrm{VCC} \geq 4.55 \mathrm{~V}$ |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |  |

## -Package Power Dissipation

The power dissipation of a simple package in case of a boadless will be as follows.
Use of this device beyond the following the power dissipation may cause permanent damage.
BD8918F/BD8919F $\quad \mathrm{Pd}=375 \mathrm{~mW}$; however, reduce 3 mW per $1^{\circ} \mathrm{C}$ when used at $\mathrm{Ta} \geq 25^{\circ} \mathrm{C}$. BD8918FV/BD8919FV $\quad \mathrm{Pd}=500 \mathrm{~mW}$; however, reduce 4 mW per $1^{\circ} \mathrm{C}$ when used at $\mathrm{Ta} \geq 25^{\circ} \mathrm{C}$.


Fig. 1.1 BD8918F/BD8919F Power Dissipation

Package power


Fig. 1.2 BD8918FV/BD8919FV Power Dissipation

## -Block Diagram



Fig. 2

| BD8918F/FV | $F=8 M H z$ |
| :--- | :--- |
| BD8919F/FV | $F=16 M H z$ |

## OPin Description

| Pin No. | Pin Name | I/O | Signal Level | Pin Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | XTAL1 | I | VDD | Crystal connection or input for external clock |  |
| 2 | XTAL2 | 0 | VDD | Crystal connection (leave open pin when external clock source is used) |  |
| 3 | VDD | S | VDD | 3.3 V power source pin for host interface. Connect $0.1 \mu \mathrm{~F}$ capacitor between the VDD and GND pins. |  |
|  |  |  |  | Input for clock frequency division setting | BD8918F/FV H: 1/1 division; L: $1 / 2$ division. |
|  |  |  |  | Pulled down to GND with a $50 \mathrm{k} \Omega$ resistor. | BD8919F/FV H: $1 / 2$ division; L: $1 / 4$ division. |
| 5 | RSTIN | 1 | VDD | Card reset signal input. Pulled down to GND with a $50 \mathrm{k} \Omega$ resistor. |  |
| 6 | IO_U | I/O | VDD | Host data I/O line; Pulled up to VDD with an $11 \mathrm{k} \Omega$ resistor |  |
| 7 | CGND | S | GND | GND |  |
| 8 | IO_C | I/O | VCC | I/O data line on the card side. Pulled up to VCC with an 11k@resistor. |  |
| 9 | RST | 0 | VCC | Card reset output |  |
| 10 | CLK | 0 | VCC | Card clock output |  |
| 11 | VCC | 0 | VCC | Card supply voltage. Connect $1 \mu \mathrm{~F}$ capacitor between VCC and the CGND pins. |  |
| 12 | VDDP | S | VDDP | 5 V power source pin for card power feed. Connect $10 \mu \mathrm{~F}$ capacitor between the VDDP and CGND pins. |  |
| 13 | PRES | 1 | VDD | Card presence contact input ("H" active). Pulled up to VDD with a $50 \mathrm{k} \Omega$ resistor. Connected to a switch where GND level is inputted when no card is inserted and OPEN is inputted when a card is inserted. When " H " level is detected, a card is assumed to be inserted and waits for the CMDVCCB input for the confirmation, after the debounce time of typ. 8ms. |  |
| 14 | OFFB | O | VDD | Alarm output pin ("L" active). <br> NMOS open drain output. Pulled up to VDD with a $20 \mathrm{k} \Omega$ resistor. |  |
| 15 | CMDVCCB | 1 | VDD | Activation sequence command input; The activation sequence starts by signal input $(\mathrm{H} \rightarrow \mathrm{L})$ from the host |  |
| 16 | GND | S | GND | GND |  |

*Capacitors to be connected to VDD, VDDP and VCC should be placed immediately next to the pins (ESR<100mR).

## -Pin Function Diagram

\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
Pin \\
No.
\end{tabular} \& Pin Name \& Pin function Diagram \\
\hline 2 \& \begin{tabular}{|c|} 
XTAL1 \\
\\
XTAL2
\end{tabular} \&  \\
\hline 3 \& VDD \&  \\
\hline \begin{tabular}{c}
4 \\
\hline \\
5
\end{tabular} \& CLKSEL

RSTIN \&  <br>
\hline 6 \& IO_U \&  <br>
\hline 7 \& CGND \& ---------------------- <br>
\hline
\end{tabular}

| Pin <br> No. | Pin Name | Pin function Diagram |
| :---: | :---: | :---: |
| 8 | IO_C |  |
| 9 | RST |  |
| 10 | CLK |  |
| 11 | VCC |  |



| Pin No. | Pin Name | Pin function Diagram |
| :---: | :---: | :---: |
| 14 | OFFB |  |
| 15 | CMDVCCB |  |
| 16 | GND | ------ |

## -Package

Package Name: SOP16
Note : X is 8 or 9.


Fig. 3.1 SOP16 Package Dimension
Package Name: SSOP-B16


Fig. 3.2 SSOP-B16 Package Dimension

## -Function

1) Power supply

Power supply pins are VDD and VDDP. Set VDD at the same voltage as the signal from the system controller side. VDDP and CGND are for the 5 V power source and GND, respectively, on the card side.
2) Input voltage detector

The IC remains in wait mode until the power on reset is released 16 ms after the VDD supply voltage is increased over Vthd and the VDDP supply voltage is increased over Vthp, making the CMDVCCB signal turn from H to L .

$$
\text { Vthd=1.7V(typ) } \quad \text { Vthp }=2.25 \mathrm{~V}(\text { typ })
$$

3) Operation sequence

3-1) Wait mode
The IC remains in wait mode until the power on reset is released after the VDD supply voltage is increased over Vthd and the VDDP supply voltage is increased over Vthp, making the CMDVCCB signal turn from H to L . In this mode, the VDD and VDDP supply voltage detector (VDET), thermal shutdown circuit (TSD), reference circuit (VREF) and crystal oscillation circuit (XT OSC) are activated.
IO_U is pulled up to VDD with an $11 \mathrm{k} \Omega$ resistor and all the card contact pins are at Lo level.
3-2) Card presence Card presence is detected by PRES pin. When the PRES pin is active, a card is assumed to be present.

Table 1

| PRES | "High" active |
| :--- | :--- |

When a card is present in wait mode, the card insertion identification pin, PRES (" H " active) becomes active and OFFB becomes " H " after approx. 8 ms (debounce time).
If a card is present before the VDD and VDDP power sources are applied and the internal reset is released, it is internally reset and OFFB becomes " H " after the debounce time.
The PRES pin is pulled up to VDD with a $50 \mathrm{k} \Omega$ resistor.

Descriptions of transition times (example. Debounce time: 8 msec ) for the operation sequences are adapted in the conditions of the following input frequency.

8MHz (BD8918F/ FV), 16MHz (BD8919F/ FV)

3-3) Activation sequence
When OFFB is in the "High" state and the CMDVCCB signal from the controller turns from H to L , the activation sequence starts to activate each functional block in the following order:
The RST outputs signals based on the RSTIN input, being reset approximately $472 \propto s e c$ after the CMDVCCB signal turns from H to L . The RSTIN input becomes effective approximately $48 \propto s$ after I/O TRANS turns ON. If RSTIN becomes Lo after RSTIN becomes effective and the RST output is released, the CLK signal is output. If RSTIN is High when the RST output is released, the CLK signal is output as soon as the RST output is released. (Refer to Fig. 4-1, 4-2 and 4-3)

LDO ON (VCC output)
$\downarrow$
I/O TRANS ON (IO_C, IO_U Bus: Pull-up)
$\downarrow$
$\downarrow$
$\downarrow$ (RSTIN $=$ Always High)
$\downarrow$
CLK BUF ON
(CLK output)
$\downarrow$
RST BUF ON (RST release)
[Activation sequence under different RSTIN input timings]


Fig. 4-1 Activation sequence 1
 $481 \mu \mathrm{~s}$
(Activation time)
t1: LDO startup time
t2: I/O ON time
$=$ typ. $24 \mu \mathrm{~s}$
t 3 : CLK output release time ( $\mathrm{t} 3-\mathrm{t} 2$ )
t4: RST release time


Fig. 4-2 Activation sequence 2
$=$ typ. $424 \mu \mathrm{~s}$
$=$ Min. 200ns
$=\operatorname{typ}, 472 \mu \mathrm{~s}, \quad \max$.

Fig. 4-3 Activation sequence 3
(RSTIN input sequence not specified by ISO7816)

3-4) Deactivation sequence
When the CMDVCCB input turns from L to H or the alarm signal (described later) is detected, the following deactivation sequence is initiated in the following order, transitioning to the wait mode.

```
    RST BUF OFF (RST: Lo)
        \downarrow
    CLK BUF OFF (CLK: Lo)
        \downarrow
    I/O TRANS OFF (I/O Bus on the controller side: Pull-up)
        \downarrow (I/O Bus on the card side: Lo)
        \downarrow
    LDO OFF (VCC: Lo)
```


t11: CLK OFF time
$=\operatorname{typ} .10 \mu \mathrm{~s}$
t12: I/O OFF time
$=$ typ. $20 \mu \mathrm{~s}$
t13: Starting time of VCC fall
$=$ typ. $30 \mu \mathrm{~s}$
tde: Operational sequence completion time $=$ Max. $200 \mu \mathrm{~s}$

Fig. 5 Deactivation sequence
4) LDO

LDO supplies power to the IC card through VCC pin.
This regulator has a built-in over-current limiter circuit. It generates an internal alarm with a load current of approximately 140 mA or more and enters into the deactivation sequence. Also, the output voltage is regarded as abnormal if it drops to less than 1.6 V and the output current is shut off; an internal alarm signal is generated and the deactivation sequence is initiated.
Connect a capacitor of $1 \mu \mathrm{~F}$ or $2.2 \mu \mathrm{~F}$ between VCC and CGND as close as possible to the VCC pin, in order to reduce the output voltage variation as much as possible. Also, ensure that ESR is kept at less than $100 \mathrm{~m} \Omega$.
LDO output is also a power source for CLK, RST and IO_C output. Therefore, the CLK, RST and IO_C output level is the same as the VCC output level.
5) I/O data transitions

The data line, IO_C - IO_U, transmits/receives two-way data.
The IO_U pin for the controller side is pulled up with an $11 \mathrm{k} \Omega$ resistor to High (VDD voltage) and card contact pins IO_C is set to Lo until I/O TRANS becomes ON by the activation sequence.
When I/O TRANS becomes On, IC becomes idle mode and the I/O pin is pulled up with an $11 \mathrm{k} \Omega$ resistor to keep the IO_U pin to VDD voltage (High) and the IO_C pin to VCC voltage (High).

The pin which turns to L from H first becomes the master and the other output side becomes the slave between the pins on the controller side and card contact pins. Then the data are transferred from the master side to the slave side. When the both signal levels become High, they become idle mode.
When the signal transits from L to H and it passes over a threshold, an active pull-up ( 100 ns or less) works to drive the data High at high speed. After the active pull-up is completed, the pin is pulled up with an $11 \mathrm{k} \Omega$ resistor. After the active pull-up is completed, the pin is pulled up with an $11 \mathrm{k} \Omega$ resistor. This function enables signal transmission up to 1 MHz . Also, an over-current limiter of 30 mA in the card contact pin, IO_C.
6) Card clock supply

Card clock is supplied from the CLK pin dividing the input frequency of XTAL1 pin with the CLKSEL pin setting. The clock division switching time is within the 8 clocks of the XTAL1 signal.
The input signal to the XTAL1 pin is made by a crystal oscillator (BD8918F/FV:8Hz, BD8919F/FV:16MHz) between the XTAL1 pin and XTAL2 pin or external pulse signal.
When a crystal oscillator is used, the voltage between XTAL1 and XTAL2 may decrease to become close to "-1V", which is not a problem.
When an external pulse signal is applied to the XTAL1 pin (except for signal input by crystal oscillation), the duty of the XTAL1 pin should be $48 \%-52 \%$ and the transition time of the XTAL1 pin should be within $5 \%$ of the signal cycle to ensure the duty factor of $45 \%-55 \%$ at the CLK pin.

Table 2 Clock frequency selection (fxtal: Frequency at XTAL1)

| BD8918F/FV | CLKSEL | $\mathrm{f}_{\text {ck }}$ |
| :---: | :---: | :---: |
|  | 1 | $f_{\text {XTAL }}$ |
|  | 0 | $\frac{f_{\text {XTAL }}}{2}$ |


| BD8919F/FV | CLKSEL | $\mathrm{f}_{\text {ck }}$ |
| :---: | :---: | :---: |
|  | 1 | $\frac{f_{\text {XTAL }}}{2}$ |
|  | 0 | $\frac{f_{\text {XTAL }}}{4}$ |

7) RSTIN input, RST output

The RSTIN input becomes effective after the CMDVCCB signal input turns to $L$ from $H$, activation sequence is initiated and approximately $48 \propto s$ after I/O TRANS turns ON. The RST output is released in approximately $472 \propto s e c$ (max. $481 \propto \mathrm{sec}$ ) after the CMDVCCB signal turns from H to L to output a signal based on the RSTIN input.
8) Fault detection

When the following fault state is detected, the circuit enters the wait mode after it generates an internal alarm signal and is deactivated.
If a card is not present, it remains in the wait mode.

- When the VCC pin becomes less than 1.6 V , or is loaded high current (TYP: 140mA)
- When VDDP voltage is less than the threshold voltage (detected by supply voltage detector)
- When a high temperature is detected by the thermal shutdown circuit
- When the card is removed during operation or the card is not present from the beginning (PRES=L)

9) OFFB output

The OFFB output pin indicates the IC is ready to operate. It is pulled up to VDD with a $20 \mathrm{k} \Omega$ resistor. When the IC is in the ready state, OFFB is High.
After activation, the OFFB outputs OFF state (Lo) when a fault state is detected.
When a card is present and CMDVCCB becomes High, the internal alarm is released and the OFFB output becomes High.


Fig. 6 OFFB, CMDVCCB, PRES, VCC operation

## - An example of software control



Fig. 7 An example of software control

## -Application examples

BD8918F/FV application examples


Fig. 8


Fig. 9

BD8919F/FV application examples


## - Precautions for use

1) The capacitor for the VCC pin should be placed as close as possible to the IC between VCC and CGND so that the ESR becomes less than $100 \Omega$
2) Connect a capacitor of over $0.1 \mu \mathrm{~F}$ for VDD and over $10 \mu \mathrm{~F}$ for VDDP as close as possible to the IC so that the ESR becomes less than $100 \mathrm{~m} \Omega$ to reduce the power line noise. We recommend the use of capacitors with the largest possible capacitance.

## - Ordering part number



Part No.


Part No.
8918
8919


| Package |
| :--- |
| F: SOP16 |
| FV: SSOP-B16 |



Packaging and forming specification E2: Embossed tape and reel

## SOP16



## SSOP-B16



## Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.
While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuelcontroller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact us.
ROHM Customer Support System
http://www.rohm.com/contact/

