TECHNICAL NOTE

Single-chip Type with Built-in FET Switching Regulator Series

Low Noise Step-down Switching Regulator **BD8962MUV**

Description

ROHM's high efficiency step-down switching regulator BD8962MUV is a power supply designed to produce a low voltage including 0.8 volts from 5.5/3.3 volts power supply line. Offers high efficiency with synchronous rectifier. Employs a current mode control system to provide faster transient response to sudden change in load.

Features

- 1) Offers fast transient response with current mode PWM control system.
- 2) Offers highly efficiency for all load range with synchronous rectifier (Nch/Nch FET)
- 3) Incorporates soft-start function.
- 4) Incorporates thermal protection and ULVO functions.
- 5) Incorporates short-current protection circuit with time delay function.
- 6) Incorporates shutdown function Icc=0 µ A(Typ.)
- 7) Employs small surface mount package : VQFN020V4040

Use

Power supply for LSI including DSP, Micro computer and ASIC

• Absolute Maximum Rating (Ta= 25° C)

	Symbol	Limits	Unit
Parameter	-	BD8962MUV	
Vcc Voltage	Vcc	-0.3~+7 * ¹	V
PVcc Voltage	PVcc	-0.3~+7 * ¹	V
BST Voltage	VBST	-0.3~+13	V
BST_SW Voltage	VBST-SW	-0.3~+7	V
EN Voltage	VEN	-0.3~+7	V
SW,ITH Voltage	VSW, VITH	-0.3~+7	V
Power Dissipation 1	Pd1	0.34 * ²	W
Power Dissipation 2	Pd2	0.70 * ³	W
Power Dissipation 3	Pd3	1.21 * ⁴	W
Power Dissipation 4	Pd4	3.56 * ⁵	W
Operating temperature range	Topr	-40~+105	°C
Storage temperature range	Tstg	-55~+150	°C
Maximum junction temperature	Tj	+150	°C

*1 Pd should not be exceeded.

*2 IC only

1-layer. mounted on a 74.2mm×74.2mm×1.6mm glass-epoxy board, occupied area by copper foil : 10.29mm² *3

4-layer. mounted on a 74.2mm×74.2mm×1.6mm glass-epoxy board, occupied area by copper foil : 10.29mm², in each layers *4

4-layer. mounted on a 74.2mm×14.2mm×1.6mm glass-epoxy board, occupied area by copper foil : 5505mm², in each layers *5

Parameter	Cymahal		Unit		
Parameter	Symbol	Min.	Тур.	Max.	
Dower Supply Voltage	Vcc	2.7	3.3	5.5	V
Power Supply Voltage	PVcc	2.7	3.3	5.5	V
EN Voltage	VEN	0	-	5.5	V
Output voltage Setting Range	Vout	0.8	-	2.5* ⁶	V
SW average output current	Isw	-	-	3.0* ⁷	А

Operating Conditions (Ta=-40~+105°C)

*6 In case set output voltage 1.6V or more, VccMin = Vout+1.2V.

7 Pd should not be exceeded.


•Electrical Characteristics


 \odot BD8962MUV (Ta=25°C Vcc=PVcc=3.3V, EN=Vcc, R₁=10k Ω , R₂=5k Ω , unless otherwise specified.)

\bigcirc DD \bigcirc						
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Standby current	Istb	-	0	10	μA	EN=GND
Active current	Icc	-	250	500	μA	
EN Low voltage	VENL	-	GND	0.8	V	Standby mode
EN High voltage	Venh	2.0	Vcc	-	V	Active mode
EN input current	IEN	-	1	10	μA	VEN=3.3V
Oscillation frequency	Fosc	0.8	1	1.2	MHz	
High side FET ON resistance	Ronh	-	82	115	mΩ	PVcc=3.3V
Low side FET ON resistance	Ronl	-	70	98	mΩ	PVcc=3.3V
ADJ Voltage	Vadj	0.788	0.800	0.812	V	
ITH sink current	ITHSI	10	18	-	μ Α	VADJ=1V
ITH source current	Ithso	10	18	-	μ Α	VADJ=0.6V
UVLO threshold voltage	VUVLO1	2.400	2.500	2.600	V	Vcc=3.3V→0V
UVLO release voltage	VUVLO2	2.425	2.550	2.700	V	Vcc=0V→3.3V
Soft start time	Tss	2.5	5	10	ms	
Timer latch time	TLATCH	0.5	1	2	ms	
Output Short circuit Threshold Voltage	VSCP	-	0.40	0.56	V	VADJ =0.8V→0V

Block Diagram, Application Circuit

[BD8962MUV]







(Unit : mm)

Fig.1 BD8962MUV TOP View

	Pin	Pin	Function	Pin	Pin	Function		
	No.	name	FUNCTION	No.	name	Function		
	1	SW	SW pin	11	GND	Ground		
	2	SW	SW pin	12	ADJ	Output voltage detect pin		
	3 SW	SW	SW pin	13	ITH	GmAmp output pin/Connected phase		
-		0.14				compensation capacitor		
	4	SW	SW pin	14	N.C.	Non Connection		
	5	SW	SW pin	15	N.C.	Non Connection		
	6	PVCC	Highside FET source pin	16	N.C.	Non Connection		
	7	PVCC	Highside FET source pin	17	EN	Enable pin(High Active)		
	8	PVCC	Highside FET source pin	18	PGND	Lowside FET source pin		
	9	BST	Bootstrapped voltage input pin	19	PGND	Lowside source pin		
	10	VCC	VCC power supply input pin	20	PGND	Lowside source pin		

●Pin No. & function table











Fig.14 SW waveform Io=10mA

Downloaded from Elcodis.com electronic components distributor










Utilizes the synchronous rectifying mode and the low on-resistance MOS FETs incorporated as power transistor.


 $ON resistance of Highside MOS FET : 82m \Omega (Typ.) ON resistance of Lowside MOS FET : 70m \Omega (Typ.)$





Advantage 3 : • Supplied in smaller package due to small-sized power MOS FET incorporated.

- Output capacitor Co required for current mode control: 22 µ F ceramic capacitor
- Inductance L required for the operating frequency of 1 MHz: 2.2 μ H inductor
- Incorporates FET + Boot strap diode



Reduces a mounting area required.

Operation

BD8962MUV is a synchronous rectifying step-down switching regulator that achieves faster transient response by employing current mode PWM control system.

OSynchronous rectifier

It does not require the power to be dissipated by a rectifier externally connected to a conventional DC/DC converter IC, and its P.N junction shoot-through protection circuit limits the shoot-through current during operation, by which the power dissipation of the set is reduced.

OCurrent mode PWM control

Synthesizes a PWM control signal with a inductor current feedback loop added to the voltage feedback.

• PWM (Pulse Width Modulation) control

The oscillation frequency for PWM is 1 MHz. SET signal form OSC turns ON a highside MOS FET (while a lowside MOS FET is turned OFF), and an inductor current I_L increases. The current comparator (Current Comp) receives two signals, a current feedback control signal (SENSE: Voltage converted from I_L) and a voltage feedback control signal (FB), and issues a RESET signal if both input signals are identical to each other, and turns OFF the highside MOS FET (while a lowside MOS FET is turned ON) for the rest of the fixed period. The PWM control repeat this operation.




Fig.21 Diagram of current mode PWM control




Fig.22 PWM switching timing chart

Description of operations

Soft-start function

EN terminal shifted to "High" activates a soft-starter to gradually establish the output voltage with the current limited during startup, by which it is possible to prevent an overshoot of output voltage and an inrush current.

Shutdown function

With EN terminal shifted to "Low", the device turns to Standby Mode, and all the function blocks including reference voltage circuit, internal oscillator and drivers are turned to OFF. Circuit current during standby is 0μ F (Typ.).

UVLO function

Detects whether the input voltage sufficient to secure the output voltage of this IC is supplied. And the hysteresis width of 50mV (Typ.) is provided to prevent output chattering.




Fig.23 Soft start, Shutdown, UVLO timing chart

· Short-current protection circuit with time delay function

Turns OFF the output to protect the IC from breakdown when the incorporated current limiter is activated continuously for the fixed time(TLATCH) or more. The output thus held tuned OFF may be recovered by restarting EN or by re-unlocking UVLO.




Fig.24 Short-current protection circuit with time delay timing chart

•Switching regulator efficiency

Efficiency n may be expressed by the equation shown below:

 $\eta = \frac{\text{VOUT} \times \text{IOUT}}{\text{Vin} \times \text{Iin}} \times 100[\%] = \frac{\text{POUT}}{\text{Pin}} \times 100[\%] = \frac{\text{POUT}}{\text{POUT} + \text{PD} \alpha} \times 100[\%]$

Efficiency may be improved by reducing the switching regulator power dissipation factors $P_D\alpha$ as follows:

Dissipation factors:

1) ON resistance dissipation of inductor and FET : PD(I²R)

2) Gate charge/discharge dissipation : PD(Gate)

3) Switching dissipation : PD(SW)

4) ESR dissipation of capacitor : PD(ESR)

5) Operating current dissipation of IC : PD(IC)


1)PD(I^2R)=IOUT²×(RCOIL+RON) (RCOIL[Ω] : DC resistance of inductor, RON[Ω] : ON resistance of FET, IOUT[A] : Output current.) 2)PD(Gate)=Cgs×f×V (Cgs[F] : Gate capacitance of FET, f[H] : Switching frequency, V[V] : Gate driving voltage of FET)

 $3) PD(SW) = \frac{Vin^2 \times CRSS \times IOUT \times f}{IDRIVE} \quad (CRSS[F] : Reverse transfer capacitance of FET, IDRIVE[A] : Peak current of gate.)$ $4) PD(ESR) = IRMS^2 \times ESR \quad (IRMS[A] : Ripple current of capacitor, ESR[\Omega] : Equivalent series resistance.)$ $5) PD(IC) = Vin \times Icc \quad (Icc[A] : Circuit current.)$

Consideration on permissible dissipation and heat generation

As this IC functions with high efficiency without significant heat generation in most applications, no special consideration is needed on permissible dissipation or heat generation. In case of extreme conditions, however, including lower input voltage, higher output voltage, heavier load, and/or higher temperature, the permissible dissipation and/or heat generation must be carefully considered.

For dissipation, only conduction losses due to DC resistance of inductor and ON resistance of FET are considered. Because the conduction losses are considered to play the leading role among other dissipation mentioned above including gate charge/discharge dissipation and switching dissipation.



 $P=IOUT^2 \times RON$ RON=D × RONP+(1-D)RONN

D : ON duty (=VOUT/VCC) RONH : ON resistance of Highside MOS FET RONL : ON resistance of Lowside MOS FET IOUT : Output current

In VCC=3.3V, V001=1.8V, RONH=82m Ω , RONL=70m Ω IOUT=3A, for example, D=Vout/Vcc=1.8/3.3=0.545 RON=0.545 × 0.082+(1-0.545) × 0.07 =0.0447+0.0319 =0.0766[Ω] P=3² × 0.0766=0.6894[W]

As RONH is greater than RONL in this IC, the dissipation increases as the ON duty becomes greater. With the consideration on the dissipation as above, thermal design must be carried out with sufficient margin allowed.




Fig.26 Output ripple current

The inductance significantly depends on output ripple current. As seen in the equation (1), the ripple current decreases as the inductor and/or switching frequency increases.

$$\Delta \text{ IL} = \frac{(\text{VCC-VOUT}) \times \text{VOUT}}{\text{L} \times \text{VCC} \times \text{f}} \text{ [A]} \cdot \cdot \cdot (1)$$

Appropriate ripple current at output should be 20% more or less of the maximum output current.

$$\Delta \text{ IL=0.2} \times \text{ Ioutmax. [A]} \cdot \cdot \cdot (2)$$

$$L = \frac{(\text{Vcc-Vout}) \times \text{Vout}}{\Delta \text{ IL} \times \text{Vcc} \times \text{f}} \text{ [H]} \cdot \cdot \cdot (3)$$

(Δ IL: Output ripple current, and f: Switching frequency)

%Current exceeding the current rating of the inductor results in magnetic saturation of the inductor, which decreases efficiency. The inductor must be selected allowing sufficient margin with which the peak current may not exceed its current rating.

If Vcc=5.0V, Vout=2.5V, f=1MHz, ∆ IL=0.2×3A=0.6A, for example,(BD8962MUV)

$$\mathsf{L} = \frac{(5-2.5) \times 2.5}{0.6 \times 5 \times 1 \mathsf{M}} = 2.08 \, \mu \ \rightarrow \ 2.2[\, \mu \, \mathsf{H}]$$

%Select the inductor of low resistance component (such as DCR and ACR) to minimize dissipation in the inductor for better efficiency.

2. Selection of output capacitor (Co)




Fig.27 Output capacitor

Output capacitor should be selected with the consideration on the stability region and the equivalent series resistance required to smooth ripple voltage.


Output ripple voltage is determined by the equation (4) :

 $\Delta \text{VOUT} = \Delta \text{IL} \times \text{ESR} [V] \cdot \cdot \cdot (4)$

(A IL: Output ripple current, ESR: Equivalent series resistance of output capacitor)

% Rating of the capacitor should be determined allowing sufficient margin against output voltage. A 22 μ F to 100 μ F ceramic capacitor is recommended. Less ESR allows reduction in output ripple voltage.

3. Selection of input capacitor (Cin)



A low ESR 22 μ F/10V ceramic capacitor is recommended to reduce ESR dissipation of input capacitor for better efficiency.

4. Determination of RITH, CITH that works as a phase compensator

As the Current Mode Control is designed to limit a inductor current, a pole (phase lag) appears in the low frequency area due to a CR filter consisting of a output capacitor and a load resistance, while a zero (phase lead) appears in the high frequency area due to the output capacitor and its ESR. So, the phases are easily compensated by adding a zero to the power amplifier output with C and R as described below to cancel a pole at the power amplifier.




Fig.30 Error amp phase compensation characteristics




Fig.31 Typical application

Stable feedback loop may be achieved by canceling the pole fp (Min.) produced by the output capacitor and the load resistance with CR zero correction by the error amplifier.

$$fz(Amp.)= fp(Min.)$$

$$\xrightarrow{1} \frac{1}{2 \pi \times RITH \times CITH} = \frac{1}{2 \pi \times ROMax. \times CO}$$

5. Determination of output voltage

The output voltage VouT is determined by the equation (6): VouT=(R2/R1+1)×VADJ $\cdot \cdot \cdot$ (6) VADJ: Voltage at ADJ terminal (0.8V Typ.) With R1 and R2 adjusted, the output voltage may be determined as required.

 $\Big($ Adjustable output voltage range : 0.8V \sim 2.5V $\Big)$




Fig.32 Determination of output voltage

Use 1 k Ω ~100 k Ω resistor for R1. If a resistor of the resistance higher than 100 k Ω is used, check the assembled set carefully for ripple voltage etc.

The lower limit of input voltage depends on the output voltage. Basically, it is recommended to use in the condition :

VCCmin = VOUT+1.2V.

Fig.33. shows the necessary output current value at the lower limit of input voltage. (DCR of inductor : 20m Ω)

This data is the characteristic value, so it' doesn't guarantee the operation range.




Fig.33 minimum input voltage in each output voltage




Fig.34 Layout diagram

- ① Lay out the input ceramic capacitor CIN closer to the pins PVCC and PGND, and the output capacitor Co closer to the pin PGND.
- 2 Lay out CITH and RITH between the pins ITH and GND as neat as possible with least necessary wiring.
 - % VQFN020V4040 (BD8962MUV) has thermal PAD on the reverse of the package. The package thermal performance may be enhanced by bonding the PAD to GND plane which take a large area of PCB.

Symbol	Part	Value		Manufacturer	Series
L	Coil	2.0uH		Sumida	CDR6D28MNP-2R0NC
		2.2uH		Sumida	CDR6D26NP-2R2NC
CIN	Ceramic capacitor	22uF		Murata	GRM32EB11A226KE20
Со	Ceramic capacitor	22uF		Murata	GRM31CB30J226KE18
	Ceramic capacitor	Vout=1.0V	1500pF	Murata	CRM18 Serise
		Vout=1.2V	1000pF	Murata	GRM18 Serise
Сітн		Vout=1.5V	1000pF	Murata	GRM18 Serise
		Vout=1.8V	560pF	Murata	GRM18 Serise
		Vout=2.5V	560pF	Murata	GRM18 Serise
Rітн	Resistance	Vout=1.0V	5.6k Ω	Rohm	MCR03 Serise
		Vout=1.2V	6.8k Ω	Rohm	MCR03 Serise
		Vout=1.5V	6.8k Ω	Rohm	MCR03 Serise
		Vout=1.8V	8.2k Ω	Rohm	MCR03 Serise
		Vout=2.5V	12k Ω	Rohm	MCR03 Serise
Cf	Ceramic capacitor	1000 pF		Murata	GRM18 Serise
Rf	Resistance	10 Ω		Rohm	MCR03 Serise
CBST	Ceramic capacitor	0.1 uF		Murata	GRM18 Serise

•Recommended components Lists on above application

The parts list presented above is an example of recommended parts. Although the parts are sound, actual circuit characteristics should be checked on your application carefully before use. Be sure to allow sufficient margins to accommodate variations between external devices and this IC when employing the depicted circuit with other circuit constants modified. Both static and transient characteristics should be considered in establishing these margins. When switching noise is substantial and may impact the system, a low pass filter should be inserted between the VCC and PVCC pins, and a schottky barrier diode or snubber established between the SW and PGND pins.




Fig.35 I/O equivalence circuit

1. Absolute Maximum Ratings

While utmost care is taken to quality control of this product, any application that may exceed some of the absolute maximum ratings including the voltage applied and the operating temperature range may result in breakage. If broken, short-mode or open-mode may not be identified. So if it is expected to encounter with special mode that may exceed the absolute maximum ratings, it is requested to take necessary safety measures physically including insertion of fuses.

2. Electrical potential at GND

GND must be designed to have the lowest electrical potential In any operating conditions.

3. Short-circuiting between terminals, and mismounting

When mounting to pc board, care must be taken to avoid mistake in its orientation and alignment. Failure to do so may result in IC breakdown. Short-circuiting due to foreign matters entered between output terminals, or between output and power supply or GND may also cause breakdown.

4. Thermal shutdown protection circuit

Thermal shutdown protection circuit is the circuit designed to isolate the IC from thermal runaway, and not intended to protect and guarantee the IC. So, the IC the thermal shutdown protection circuit of which is once activated should not be used thereafter for any operation originally intended.

5. Inspection with the IC set to a pc board

If a capacitor must be connected to the pin of lower impedance during inspection with the IC set to a pc board, the capacitor must be discharged after each process to avoid stress to the IC. For electrostatic protection, provide proper grounding to assembling processes with special care taken in handling and storage. When connecting to jigs in the inspection process, be sure to turn OFF the power supply before it is connected and removed.

6. Input to IC terminals

This is a monolithic IC with P^+ isolation between P-substrate and each element as illustrated below. This P-layer and the N-layer of each element form a P-N junction, and various parasitic element are formed.

If a resistor is joined to a transistor terminal as shown in Fig 36.

- ○P-N junction works as a parasitic diode if the following relationship is satisfied; GND>Terminal A (at resistor side), or GND>Terminal B (at transistor side); and
- Oif GND>Terminal B (at NPN transistor side),

a parasitic NPN transistor is activated by N-layer of other element adjacent to the above-mentioned parasitic diode. The structure of the IC inevitably forms parasitic elements, the activation of which may cause interference among circuits, and/or malfunctions contributing to breakdown. It is therefore requested to take care not to use the device in such manner that the voltage lower than GND (at P-substrate) may be applied to the input terminal, which may result in activation of parasitic elements.




Fig.36 Simplified structure of monorisic IC


7. Ground wiring pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.


8. Selection of inductor


It is recommended to use an inductor with a series resistance element (DCR) 0.1Ω or less. Especially, in case output voltage is set 1.6V or more, note that use of a high DCR inductor will cause an inductor loss, resulting in decreased output voltage. Should this condition continue for a specified period (soft start time + timer latch time), output short circuit protection will be activated and output will be latched OFF. When using an inductor over 0.1Ω , be careful to ensure adequate margins for variation between external devices and this IC, including transient as well as static characteristics. Furthermore, in any case, it is recommended to start up the output with EN after supply voltage is within operation range.

Ordering part number



VQFN020V4040





• Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact your nearest sales office.

ROHM Customer Support System

THE AMERICAS / EUROPE / ASIA / JAPAN

www.rohm.com

Contact us : webmaster@rohm.co.jp

Copyright © 2008 ROHM CO.,LTD. ROHM CO., LTD. 21 Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan TEL:+81-75-311-2121 FAX:+81-75-315-0172

ROHM

Appendix1-Rev2.0