SC4612B 40V Synchronous Buck Controller

POWER MANAGEMENT

PRELIMINARY

Description

SC4612B is a high performance synchronous buck controller that can be configured for a wide range of applications. The SC4612B utilizes synchronous rectified buck topology where high efficiency is the primary consideration. SC4612B is optimized for applications requiring wide input supply range and low output voltages down to 500mV.

SC4612B comes with a rich set of features such as regulated DRV supply, programmable soft-start, high current gate drivers, internal bootstrapping for driving high side N-channel MOSFET, shoot through protection, $\rm R_{\rm DS-ON}$ sensing with hiccup over current protection.


Features

- Wide input voltage range, 4.75V to 40V
- Internally regulated DRV
- Output voltage as low as 0.5V
- 1.7A gate drive capability
- Low side R_{DS-ON} sensing with hiccup mode current limit
- Programmable current limit
- Programmable frequency up to 1.2 MHz
- Overtemperature protected
- Available in MLPD-12 and SOIC-14 Lead-free packages. This product is fully WEEE and RoHS compliant

Applications

- Distributed power architectures
- Telecommunication equipment
- Servers/work stations
- Mixed signal applications
- Base station power management
- Point of use low voltage high current applications

Typical Application Circuit





PRELIMINARY

Absolute Maximum Ratings

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.

Parameter	Symbol	Maximum	Units
Bias Supply Voltage to GND	VDD	-0.3 to 45	V
DRV to GND		-0.3 to 10	V
DRV Source Current (peak)		100	mA
ILIM, to GND		-0.3 to 10	V
EAO, SS/EN, FB, OSC to GND		-0.3 to +5	V
DL to GND		-0.3 to +10	V
BST to PHASE		-0.3 to +10	V
PHASE to GND	VIN	-2 to +55	V
DH to PHASE		-0.3 to +10	V
Thermal Resistance Junction to Ambient (MLPD) (1)	θ_{JA}	45.3	°C/W
Thermal Resistance Junction to Case (MLPD)	$\theta_{ extsf{JC}}$	11	°C/W
Thermal Resistance Junction to Ambient (SOIC)	θ_{JA}	88	°C/W
Thermal Resistance Junction to Case (SOIC)	$\theta_{ extsf{JC}}$	41	°C/W
Operating Junction Temperature Range	T _J	-40 to +125	°C
Storage Temperature Range	T _{STG}	-65 to +150	°C
Peak IR Reflow Temperature (10-40s)	T _{IR Reflow}	260	°C
Lead Temperature (10s), (SOIC-14)	T _{LEAD}	300	°C
ESD Rating (Human Body Model)	ESD	2	kV

All voltages with respect to GND. Positive currents are into, and negative currents are out of the specified terminal. Pulsed is defined as a less than 10% duty cycle with a maximum duration of 500ns. Consult Packaging Section of Data sheet for thermal limitations and considerations of packages.

Note:

(1). 1 sq. inch of FR-4, double-sided, 1 oz copper weight.



PRELIMINARY

Electrical Characteristics

Unless otherwise specified:

VIN = VDD = 12V, F_{OSC} = 600kHz, T_A = T_J = -40 $^{\circ}$ C to 125 $^{\circ}$ C.

Parameter	Test Conditions	Min	Тур	Max	Units
Bias Supply					
VDD				40	V
Quiescent Current	V _{DD} = 40V, No load, SS/EN = 0		5	7	mA
VDD Undervoltage Lockout					
Start Threshold		4.20	4.50	4.75	V
UVLO Hysteresis			400		mV
Drive Regulator					
DRV	$10V \le V_{DD} \le 40V, I_{OUT} \le 1mA$	7.3	7.8	8.3	V
Load Regulation	1mA ≤ I _{OUT} ≤ 100mA			100	mV
Oscillator			1		
Operation Frequency Range		100		1200	kHz
Initial Accuracy ⁽¹⁾	C _{osc} = 160pF (Ref only)	540	600	660	kHz
Maximum Duty Cycle	$V_{DD} = V_{DR} = 8V; V_{OUT_NOM} = 5V; I_{OUT} = 0A$				
	V_{IN} adjust down to $V_{OUT} = 0.99 \cdot V_{OUT_NOM}$	82			%
Ramp Peak to Valley (1)			850		mV
Oscillator Charge Current		90		110	μA
Current Limit (Low Side Rdson					
Current Limit Threshold Voltage	See Pg. 10 & 11 on OCP		100		mV
Error Amplifier					
Feedback Voltage	T _J = 0 to +70°C	0.495	0.500	0.505	V
	T _J = -40 to +85°C	0.492	0.500	0.508	V
	T _J = -40 to +125°C	0.488	0.500	0.512	V
Input Bias Current	FB = 0.5V			200	nA
Open Loop Gain (1)			60		dB
Unity Gain Bandwidth (1)		7	10		MHz
Output Sink Current	Open Loop, FB = 0V		900		μΑ
Output Source Current	Open Loop, FB = 0.6V		1100		μA
Slew Rate (1)			1		V/µs



PRELIMINARY

Electrical Characteristics (Cont.)

Unless otherwise specified:

VIN = VDD = 12V, F_{OSC} = 600kHz, T_A = T_J = -40 $^{\circ}$ C to 125 $^{\circ}$ C.

Parameter	Test Conditions	Min	Тур	Max	Units
SS/EN				1	
Disable Threshold Voltage				500	mV
Soft Start Charge Current			25		μA
Soft Start Discharge Current (1)			1		μA
Disable Low to Shut Down (1)			50		ns
Hiccup					
Hiccup duty cycle	C _{ss} = 0.1, current limit condition		1		%
Gate Drive					
Gate Drive On-Resistance (H)(2)	I _{SOURCE} = 100mA		3	4	Ω
Gate Drive On-Resistance (L)(2)	I _{SINK} = 100mA		3	4	Ω
DL Source/Sink Peak Current(2)	COUT = 2000pF	±1.4	1.7		Α
DH Source/Sink Peak Current(2)	COUT = 2000pF	±1.4	1.7		Α
Output Rise Time	COUT = 2000pF		20		ns
Output Fall Time	COUT = 2000pF		20		ns
Minimum Non-Overlap (1)			30		ns
Minimum On Time ⁽²⁾				110	ns
Thermal Shutdown					
Shutdown Temperature (1)			165		°C
Thermal Shutdown Hysteresis (1)			15		°C


Notes:


- (1) Guaranteed by design. Not production tested.
- (2) Guaranteed by characterization.



POWER MANAGEMENT PRELIMINARY

Pin Configurations





Ordering Information

Part Number ⁽³⁾	Package ⁽²⁾	Temp. Range (T _J)	
SC4612BMLTRT	MLPD-12	-40°C to +125°C	
SC4612BSTRT	SOIC-14	-40 C t0 +125 C	
SC4612BEVB ⁽¹⁾	EVALUATION BOARD		

Notes:

- (1) When ordering please specify MLPD or SOIC package.
- (2) Only available in tape and reel packaging. A reel contains 3000 devices for MLPD package and 2500 for SOIC package..
- (3) Lead-free product. This product is fully WEEE and RoHS compliant.

Marking Information - MLPD

Top Mark

BT0B yyww xxxxx

nnnn = Part Number (Example: BT0B) yyww = Date Code (Example: E752)

xxxxx = Semtech Lot No. (Example:E901)

Marking Information - SOIC

Top Mark

SC4612B yyww xxxxxxxxx

nnnnnn = Part Number (Example: SC4612B)

yyww = Date Code (Example: 0752)

xxxxx = Semtech Lot No. Example: A01E90101)



PRELIMINARY


Pin Descriptions

	•		
Pin # MLPD	Pin# SOIC	Pin Name	Pin Function
	1, 7	NC	No connection.
1	2	ILIM	The current limit programing resistors (R2 & R3) in conjunction with an internal current source, program the current limit threshold for the low side MOSFET RDS-ON sensing. Once the voltage drop across the Low side MOSFET is larger than the drop across the programmed value, current limit condition occurs, and the hiccup current limit protection is activated.
2	3	osc	Oscillator Frequency set pin. An external capacitor to GND will program the oscillator frequency. See Table "Frequency vs. $C_{\rm osc}$ " on page 14 to determine oscillator frequency.
3	4	SS/EN	Soft start pin. Internal current source connected to a single external capacitor will determine the soft-start duration for the output. Inhibits the chip if pulled down. $T_{ss} \approx \frac{C_{ss} \ X \ 1.2}{I_{ss}}$
4	5	EAO	Error Amplifier output. A compensation network is connected from this pin to FB.
5	8	FB	The inverting input of the error amplifier. Feedback pin is used to sense the output voltage via a resistive divider.
6	6	VDD	Bias supply ranging from 4.5V to 40V, VDD pin is initially used to provide the base drive to the internal pass transistor to regulate the DRV.
7	9	GND	Ground.
8	10	DL	DL signal (Drive Low). Gate drive for bottom MOSFET.
9	11	DRV	DRV supplies the output MOSFETs gate drive, and the chip analog circuitry. This pin should be bypassed with a $2.2\mu F$ ceramic capacitor to GND. DRV is internally regulated from the external supply connected to VDD. If VDD is below 10V , the supply could be directly connected to the DRV pin.
10	12	BST	BST signal. Supply for high side driver; can be directly connected to an external supply or to a bootstrap circuit.
11	13	DH	DH signal (Drive High). Gate drive for top MOSFET.
12	14	PHASE	The return path for the high side gate drive, also used to sense the voltage at the phase node for adaptive gate drive protection, and the low-side RDS-ON voltage sensing.
Х	-	THERMAL PAD (GND)	Pad for heatsinking purposes. Connect to ground plane using multiple vias.



PRELIMINARY

Block Diagram





PRELIMINARY

Applications Information

INTRODUCTION

The SC4612B is a versatile voltage mode synchronous rectified buck PWM convertor, with an input supply (VIN) ranging from 4.5V to 40V designed to control and drive N-channel MOSFETs.

The power dissipation is controlled using a novel low voltage supply technique, allowing high speed and integration with the high drive currents to ensure low MOSFET switching loss. The synchronous buck configuration also allows converter sinking current from load without losing output regulation.

The internal reference is trimmed to 500mV with $\pm~1\%$ accuracy, and the output voltage can be adjusted by two external resistors.

A fixed oscillator frequency (up to 1.2MHz) can be programmed by an external capacitor for an optimized design.

A low side MOSFET $R_{\rm DS-ON}$ current sensing with hiccup mode over current protection, minimizes power dissipation and provides protection.

Other features of the SC4612B include:

Wide input power voltage range (from 4.5V to 40V), low output voltages down to 500mV, externally programmable soft-start, hiccup over current protection, wide duty cycle range, thermal shutdown, and a -40 to 125°C junction operating temperature range.

THEORY OF OPERATION SUPPLIES

Two pins (VDD and DRV) are used to power up the SC4612B. If input supply (VDD) is less than 10V (MAX), tie DRV and VDD together.

This supply should be bypassed with a low ESR 2.2uF (or greater) ceramic capacitor directly at the DRV to GND pins of the SC4612B.

The DRV supply also provides the bias for the low and the high side MOSFET gate drive.

The maximum rating for DRV supply is 10V and for applications where input supply is below 10V, it may be connected directly to VDD.

START UP SEQUENCE

Start up is inhibited until VDD input reaches its UVLO threshold. The UVLO limit is 4.5V (TYP).

Meanwhile, the high side and low side gate drivers DH, and DL, are kept low. Once VDD exceeds the UVLO threshold, the external soft-start capacitor starts to be charged by a 25 μ A current source. If an over current condition occurs, the SS/EN pin will discharge to 500mV by an internal switch. During this time, both DH and DL will be turned off.

When the SS pin reaches 0.8V, the converter will start switching. The reference input of the error amplifier is ramped up with the soft-start signal.

In case of over current condition during the start up, SC4612B will turn off the high side MOSFET gate drive, and the soft-start sequence will repeat.

The soft-start duration is controlled by the value of the SS cap. If the SS pin is pulled below 0.5V, the SC4612B is disabled and draws a typical quiescent current of 5mA.

Bias Generation

A 4.5V to 10V (MAX) supply voltage is required to power up the SC4612B. This voltage could be provided by an external power supply or derived from VDD (VDD >10V) through an internal pass transistor.

The internal pass transistor will regulate the DRV from an external supply >10V connected to VDD to produce 7.8V (TYP) at the DRV pin.

Soft start / Shut down

An external capacitor at the SS/EN pin is used to set up the soft-start duration. The capacitor value in conjunction with the internal current source, controls the duration of soft-start time. If the SS/EN pin is pulled down to GND, the SC4612B is disabled. The soft-start pin is charged by a 25 μ A current source and discharged by an internal switch. When SS/EN is released it charges up to 0.5V as the control circuit starts up.

The reference input of the error amplifier is effectively ramped up with the soft-start signal. The error amp output will vary between 100mV and 1.2V, depending on the duty cycle. The error amp will be off until SS/EN reaches 0.7V (TYP) and will move the output up to its desired voltage by the time SS/EN reaches 1.3V.



PRELIMINARY

Applications Information (Cont.)

In case of a current limit, the gate drives will be held off until the soft-start is initiated. The soft-start cycle defined by the SS cap being charged from 800mV to 1.3V and slowly discharged to achieve an approximate hiccup duty cycle of 1% to minimize excessive power dissipation.

The part will try to restart on the next softstart cycle. If the fault has cleared, the outputs will start. If the fault still remains, the part will repeat the soft-start cycle above indefinitely until the fault has been removed.

The soft-start time is determined by the value of the softstart capacitor (see formula below).

$$T_{SS} \approx \frac{C_{SS} X 1.2}{I_{SS}}$$

Oscillator Frequency Selection

The internal oscillator sawtooth signal is generated by charging an external capacitor with a current source of 100µA charge current.

See Table 1 "Frequency vs. $C_{\rm osc}$ " on page 14 to determine oscillator frequency.

OVERCURRENT PROTECTION

SC4612B features low side MOSFET on-state Rds current sensing and hiccup mode over current protection. ILIM pin would be connected to DRV or PHASE via programming resistors to adjust the over current trip point to meet different customer requirements.

The sampling of the current thru the bottom FET is set at ~150ns after the bottom FET drive comes ON. It is done to prevent a false tripping of the current limit circuit due to the ringing at the phase node when the top FET is turned OFF.

Internally overcurrent threshold is set to 100mV_typ. If voltage magnitude at the phase node during sampling is such that the current comparator meets this condition then the OCP occurs.

Connecting a resistor from external voltage source such as VDD, DRV, etc. to ILIM increases the current limit. Connecting a resistor from ILIM to PHASE lowers the current limit (see the block diagram in page 9).

Internal current source at ILIM node is ~20µA. External

programming resistors add to or subtract from that source and hence vary the threshold.

The tolerance of the collective current sink at ILIM node is fairly loose when combined with variations of the FET's Rds(on). Therefore when setting current limit some iteration might be required to get to the wanted trip point. Nonetheless, this circuit does serve the purpose of a hard fault protection of the power switches. When choosing the current limit one should consider the cumulative effect of the load and inductor ripple current. As a rule of thumb, the limit should be set at least x10 greater then the pk-pk ripple current. Whenever a high current peak is detected, SC4612B would first block the driving of the high side and low side MOSFET, and then discharge the soft-start capacitor. Discharge rate of the SS capacitor is 1/25 of the charge rate.

Under Voltage Lock Out

Under Voltage Lock Out (UVLO) circuitry senses the VDD through a voltage divider. If this signal falls below 4.5V (typical) with a 400mV hysteresis (typical), the output drivers are disabled . During the thermal shutdown, the output drivers are disabled.

Gate Drive/Control

The SC4612B also provides integrated high current gate drives for fast switching of large MOSFETs. The high side and low side MOSFET gates could be switched with a peak gate current of 1.7A. The higher gate current will reduce switching losses of the larger MOSFETs.

The low side gate drives are supplied directly from the DRV. The high side gate drives could be provided with the classical bootstrapping technique from DRV.


Cross conduction prevention circuitry ensures a non overlapping (30ns typical) gate drive between the top and bottom MOSFETs. This prevents shoot through losses which provides higher efficiency. Typical total minimum off time for the SC4612B is about 30ns which will cause the maximum duty cycle at higher frequencies to be limited to lower than 100%.

PRELIMINARY

Applications Information (Cont.)

Below are examples of calculating the OCP trip voltages.

Low Side $R_{\rm DS_ON}$ Current Limit



1. Ra, Rb - Not installed:

$$\frac{2.75V - 100mV}{R3} = \frac{100mV - Vphase}{R2}$$

solving for: $V_{PHASE} = -100$ mV, therefore the circuit will trip @ $R_{DS ON} \times I_{LOAD} = 100$ mV

2. To lower trip voltage - install Rb. For example: Rb = 13k

$$\frac{2.75V - 100mV}{R3} = \frac{100mV - Vphase}{R2 || (Rb + R1)}$$

solving for: $V_{PHASE} = -20$ mV, obviously more sensitive! $R_{DS ON} \times I_{LOAD} = 20$ mV

3. To increase trip voltage - install Ra. For example: Ra = 800k; V_{DRIVE} = 7.8V typ.

$$\frac{2.75V - 100mV}{R3} + \frac{Vdrive}{Ra + R1} = \frac{100mV - Vphase}{R2}$$

solving for: $V_{PHASE} = -200$ mV. Current limit has doubled compared to original conditions.

NOTE! Allow for tempco and R_{DS_ON} variation of the MOSFET - see "overcurrent protection" information on page 11 in the datasheet.



PRELIMINARY

Applications Information (Cont.)

OVERVOLTAGE PROTECTION

If the FB pin ever exceeds 600mV, the top side driver is latched OFF, and the low side driver is latched ON. This mode can only be reset by power supply cycling.

ERROR AMPLIFIER DESIGN

The SC4612B is a voltage mode buck controller that utilizes an externally compensated high bandwidth error amplifier to regulate output voltage. The power stage of the synchronous rectified buck converter control-to-output transfer function is as shown below:

$$G_{VD}(s) = \frac{V_{IN}}{V_{S}} \times \left(\frac{1 + sESR_{C}C}{1 + s\frac{L}{R_{L}} + s^{2}LC} \right)$$

where,

 V_{IN} – Input voltage R_{L} – Load resistance L – Output inductance C – Output capacitance

 ESR_C – Output capacitor ESR

V_s - Peak to peak ramp voltage

The classical Type III compensation network can be built around the error amplifier as shown below:




Figure 1. Voltage mode buck converter compensation network

The transfer function of the compensation network is as follows:

$$G_{COMP}(s) = \frac{\omega_1}{s} \cdot \frac{(1 + \frac{s}{\omega_{Z1}})(1 + \frac{s}{\omega_{Z2}})}{(1 + \frac{s}{\omega_{D2}})(1 + \frac{s}{\omega_{D2}})}$$

where,

$$\omega_{Z1} = \frac{1}{R_2 C_1}, \quad \omega_{Z2} = \frac{1}{(R_1 + R_3)C_2}, \quad \omega_o = \frac{1}{\sqrt{Lout \times Cout}}$$

$$\omega_1 = \frac{1}{R_1(C_1 + C_3)}, \qquad \omega_{P1} = \frac{1}{R_3C_2}, \qquad \omega_{P2} = \frac{1}{R_2\frac{C_1C_3}{C_1 + C_2}}$$



PRELIMINARY

Application Information (Cont.)

The design guidelines are as following:

- 1. Set the loop gain crossover frequency $\mathbf{w}_{\rm c}$ for given switching frequency.
- 2. Place an integrator at the origin to increase DC and low frequency gains.
- 3. Select $\rm w_{z1}$ and $\rm w_{z2}$ such that they are placed near $\rm w_{o}$ to dampen peaking; the loop gain should cross OdB at a rate of -20dB/dec.
- 4. Cancel w_{ESR} with compensation pole w_{P1} ($w_{P1} = w_{ESR}$).
- 5. Place a high frequency compensation pole $w_{\rm P2}$ at half the switching frequency to get the maximum attenuation of the switching ripple and the high frequency noise with adequate phase lag at $w_{\rm c}$.




Figure 2. Simplified asymptotic diagram of buck power stage and its compensated loop gain.

Switching Frequency, F_{sw} vs. C_{osc}.




Table 1


PRELIMINARY

Application Information (Cont.)

PCB LAYOUT GUIDELINES

Careful attention to layout is necessary for successful implementation of the SC4612B PWM controller. High switching currents are present in the application and their effect on ground plane voltage differentials must be understood and minimized.

- 1) The high power section of the circuit should be laid out first. A ground plane should be used. The number and position of ground plane interruptions should not unnecessarily compromise ground plane integrity. Isolated or semi-isolated areas of the ground plane may be deliberately introduced to constrain ground currents to particular areas; for example, the input capacitor and bottom FET ground.
- 2) The loop formed by the Input Capacitor(s) (Cin), the Top FET (M1), and the Bottom FET (M2) must be kept as small as possible. This loop contains all the high current, fast transition switching. Connections should be as wide and as short as possible to minimize loop inductance. Minimizing this loop area will a) reduce EMI, b) lower ground injection currents, resulting in electrically "cleaner" grounds for the rest of the system and c) minimize source ringing, resulting in more reliable gate switching signals.
- 3) The connection between the junction of M1, M2 and the output inductor should be a wide trace or copper region. It should be as short as practical. Since this connection has fast voltage transitions, keeping this connection short will minimize EMI. Also keep the Phase connection to the IC short. Top FET gate charge currents flow in this trace.
- 4) The Output Capacitor(s) (Cout) should be located as close to the load as possible. Fast transient load currents are supplied by Cout only, and therefore, connections between Cout and the load must be short, wide copper areas to minimize inductance and resistance.
- 5) The SC4612B is best placed over a quiet ground plane area. Avoid pulse currents in the Cin, M1, M2 loop flowing in this area. GND should be returned to the ground plane close to the package and close to the ground side of (one of) the output capacitor(s). If this is not possible, the GND pin may be connected to the ground path between the Output Capacitor(s) and the Cin, M1, M2 loop. Under no circumstances should GND be returned to a ground inside the Cin, M1, M2 loop.
- 6) Allow adequate heat sinking area for the power components. If multiple layers will be used, provide sufficent vias for heat transfer



Voltage and current waveforms of buck power stage.

PRELIMINARY

Application Information (Cont.)

COMPONENT SELECTION:

SWITCHING SECTION

OUTPUT CAPACITORS - Selection begins with the most critical component. Because of fast transient load current requirements in modern microprocessor core supplies, the output capacitors must supply all transient load current requirements until the current in the output inductor ramps up to the new level. Output capacitor ESR is therefore one of the most important criteria. The maximum ESR can be simply calculated from:

$$R_{\text{ESR}} \leq \frac{V_t}{I_t}$$

Where

V_t = Maximum transient voltage excursion

I, = Transient current step

For example, to meet a 100mV transient limit with a 10A load step, the output capacitor ESR must be less than $10\text{m}\Omega$. To meet this kind of ESR level, there are three available capacitor technologies.

Toobhology	Each Capacitor		Qty	Total	
Technology	C (uF)	ESR (mΩ)	Rqd.	C (uF)	ESR (mΩ)
Low ESR Tantalum	330	60	6	2000	10
OS-CON	330	25	3	990	8.3
Low ESR Aluminum	1500	44	5	7500	8.8

The choice of which to use is simply a cost/performance issue, with low ESR Aluminum being the cheapest, but taking up the most space.

INDUCTOR - Having decided on a suitable type and value of output capacitor, the maximum allowable value of inductor can be calculated. Too large an inductor will produce a slow current ramp rate and will cause the output capacitor to supply more of the transient load current for longer - leading to an output voltage sag below the ESR excursion calculated above.

The maximum inductor value may be calculated from:

$$L \leq \frac{R_{ESR} C}{I_{t}} (V_{IN} - V_{O})$$

The calculated maximum inductor value assumes 100% duty cycle, so some allowance must be made. Choosing an inductor value of 50 to 75% of the calculated maximum will guarantee that the inductor current will ramp fast enough to reduce the voltage dropped across the ESR at a faster rate than the capacitor sags, hence ensuring a good recovery from transient with no additional excursions. We must also be concerned with ripple current in the output inductor and a general rule of thumb has been to allow 10% of maximum output current as ripple current. Note that most of the output voltage ripple is produced by the inductor ripple current flowing in the output capacitor ESR. Ripple current can be calculated from:

$$I_{L_{RIPPLE}} = \frac{V_{IN}}{4 \cdot L \cdot f_{OSC}}$$

Ripple current allowance will define the minimum permitted inductor value.

POWER FETS - The FETs are chosen based on several criteria with probably the most important being power dissipation and power handling capability.

TOP FET - The power dissipation in the top FET is a combination of conduction losses, switching losses and bottom FET body diode recovery losses.

a) Conduction losses are simply calculated as:

$$P_{\text{COND}} = I_{\text{O}}^2 \cdot R_{\text{DS(on)}} \cdot D$$

where

D = duty cycle
$$\approx \frac{V_O}{V_{INI}}$$

b) Switching losses can be estimated by assuming a switching time, If we assume 100ns then:

$$P_{SW} = I_O \cdot V_{IN} \cdot \frac{100ns}{T_{SW}}$$

or more generally,

$$P_{\text{SW}} = \frac{I_{\text{O}} \cdot V_{\text{IN}} \cdot (t_{\text{r}} + t_{\text{f}}) \cdot f_{\text{OSC}}}{2}$$

c) Body diode recovery losses are more difficult to estimate, but to a first approximation, it is reasonable to assume



PRELIMINARY

Application Information (Cont.)

that the stored charge on the bottom FET body diode will be moved through the top FET as it starts to turn on. The resulting power dissipation in the top FET will be:

$$P_{RR} = Q_{RR} \cdot V_{IN} \cdot f_{OSC}$$

To a first order approximation, it is convenient to only consider conduction losses to determine FET suitability. For a 5V in, 2.8V out at 14.2A requirement, typical FET losses would be:

FET Type	$R_{DS(on)}(m\Omega)$	PD(W)	Package
IRL3402S	15	1.69	D ² PAK
IRL2203	10.5	1.19	D ² PAK
Si4410	20	2.26	SO-8

Using 1.5X Room temp $R_{\scriptscriptstyle DS(ON)}$ to allow for temperature rise.

BOTTOM FET - Bottom FET losses are almost entirely due to conduction. The body diode is forced into conduction at the beginning and end of the bottom switch conduction period, so when the FET turns on and off, there is very little voltage across it resulting in very low switching losses. Conduction losses for the FET can be determined by:

$$P_{\text{COND}} = I_{\text{O}}^2 \cdot R_{\text{DS(on)}} \cdot (1 - D)$$

For the example above:

FET Type	$R_{DS(on)}(m\Omega)$	$P_{D}(W)$	Package
IRL3402S	15	1.33	D ² PAK
IRL2203	10.5	0.93	D ² PAK
Si4410	20	1.77	SO-8

Each of the package types has a characteristic thermal impedance, for the TO-220 package, thermal impedance is mostly determined by the heatsink used. For the surface

mount packages on double sided FR4, 2 oz printed circuit board material, thermal impedances of 40°C/W for the D²PAK and 80°C/W for the SO-8 are readily achievable. The corresponding temperature rise is detailed below:

	Temperature rise (°C)		
FET Type	Top FET	Bottom FET	
IRL3402S	67.6	53.2	
IRL2203	47.6	37.2	
Si4410	180.8	141.6	

It is apparent that single SO-8 Si4410 are not adequate for this application, By using parallel pairs in each position, power dissipation will be approximately halved and temperature rise reduced by a factor of 4.


INPUT CAPACITORS - Since the RMS ripple current in the input capacitors may be as high as 50% of the output current, suitable capacitors must be chosen accordingly. Also, during fast load transients, there may be restrictions on input di/dt. These restrictions require useable energy storage within the converter circuitry, either as extra output capacitance or, more usually, additional input capacitors. Choosing low ESR input capacitors will help maximize ripple rating for a given size.




PRELIMINARY

Application Information (Cont.)

Application Circuit 1: Vin = 40V; Vout = 5V @ 20A, Fsw = 250kHz.



Vin=40V, Vout_nom=5V, Fsw=250kHz







PRELIMINARY

Application Information (Cont.)

Application Circuit 2: Vin = 24V; Vout = 3.3V @ 20A, Fsw = 500kHz.



Vin=24V, Vout_nom=3.3V, Fsw=500kHz







PRELIMINARY

Application Information (Cont.)

Application Circuit 3: Vin = 12V; Vout = 3.3V @ 10A, Fsw = 1MHz



Vin=12V, Vout_nom=3.3V, Fsw=1MHz







PRELIMINARY

Application Information (Cont.)

Application Circuit 4: Vin = 5V; Vout = 1.25V @ 12A, Fsw = 1MHz.



Vin=5V, Vout_nom=1.25V, Fsw=1MHz




PRELIMINARY


Application Information (Cont.)

Evaluation Board:

Top layer and components view




Bottom Layer:





PRELIMINARY

Outline Drawing - MLPD - 12




	DIMENSIONS					
DIM	11	NCHE	S	MILL	IMET	ERS
DIIVI	MIN	NOM	MAX	MIN	NOM	MAX
Α	.031	-	.039	0.80	-	1.00
A1	.000	-	.002	0.00	-	0.05
A2	(800.)			(0.20)		
b	.006	.008	.010	0.15	0.20	0.25
D	.114	.118	.122	2.90	3.00	3.10
D1	.074	.079	.083	1.87	2.02	2.12
Е	.114	.118	.122	2.90	3.00	3.10
E1	.042 .048 .052		.052	1.06	1.21	1.31
е	.018 BSC		С	0	.45 BS	С
L	.012 .016 .020		.020	0.30	0.40	0.50
N	12			12		
aaa	.003			0.08		
bbb		.004			0.10	

NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).

2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS TERMINALS.

Land Pattern - MLPD - 12



	DIMENSIONS					
DIM	INCHES	MILLIMETERS				
С	(.112)	(2.85)				
G	.075	1.90				
Н	.055	1.40				
K	.087	2.20				
Р	.018	0.45				
Χ	.010	0.25				
Υ	.037	0.95				
Ζ	.150	3.80				


NOTES:

- THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY.
 CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR
 COMPANY'S MANUFACTURING GUIDELINES ARE MET.
- 2. THERMAL VIAS IN THE LAND PATTERN OF THE EXPOSED PAD SHALL BE CONNECTED TO A SYSTEM GROUND PLANE. FAILURE TO DO SO MAY COMPROMISE THE THERMAL AND/OR FUNCTIONAL PERFORMANCE OF THE DEVICE.





PRELIMINARY

Outline Drawing - SOIC - 14



	DIMENSIONS					
DIM	11	NCHE	S	MILL	IMET	ERS
ווועו	MIN	NOM	MAX	MIN	NOM	MAX
Α	.053	-	.069	1.35	-	1.75
A1	.004	-	.010	0.10	-	0.25
A2	.049	-	.065	1.25	-	1.65
b	.012	-	.020	0.31	-	0.51
С	.007	-	.010	0.17	-	0.25
D	.337	.341	.344	8.55	8.65	8.75
E1	.150	.154	.157	3.80	3.90	4.00
Е	.236 BSC			6.00 BSC		
е	.050 BSC		C	1.27 BSC		
h	.010	-	.020	0.25	-	0.50
L	.016 .028 .041		.041	0.40	0.72	1.04
L1	(.041)		(1.04)			
N	14			14		
01	0°	-	8°	0°	-	8°
				0.10		
aaa		.004			0.10	
_		.004			0.10	






NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
- 2. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-
- 3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 4. REFERENCE JEDEC STD MS-012, VARIATION AB

Land Pattern - SOIC - 14



DIMENSIONS				
DIM	INCHES	MILLIMETERS		
С	(.205)	(5.20)		
G	.118	3.00		
Р	.050	1.27		
Х	.024	0.60		
Υ	.087	2.20		
Z	.291	7.40		

NOTES:

- THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY.
 CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR
 COMPANY'S MANUFACTURING GUIDELINES ARE MET.
- 2. REFERENCE IPC-SM-782A, RLP NO. 302A.

Contact Information for Semtech International AG

Taiwan Branch	Tel: 886-2-2748-3380 Fax: 886-2-2748-3390	Semtech Switzerland GmbH Japan Branch	Tel: 81-3-6408-0950 Fax: 81-3-6408-0951
Korea Branch	Tel: 82-2-527-4377 Fax: 82-2-527-4376	Semtech Limited (U.K.)	Tel: 44-1794-527-600 Fax: 44-1794-527-601
Shanghai Office	Tel: 86-21-6391-0830 Fax: 86-21-6391-0831	Semtech France SARL	Tel: 33-(0)169-28-22-00 Fax: 33-(0)169-28-12-98
Semtech International AG is Semtech Corporation, which	a wholly-owned subsidiary of has its headquarters in the U.S.A.	Semtech Germany GmbH	Tel: 49-(0)8161-140-123 Fax: 49-(0)8161-140-124