

## LH4006/LH4006C Precision RF Closed Loop Buffer

### General Description

The LH4006 is a precision RF buffer optimized for unity gain applications. It features a small signal bandwidth of 350 MHz. The buffer is internally compensated to be unity gain stable and has internal short circuit protection. The LH4006 is useful in applications such as video buffering, cable driving, and flash converter input conditioning. The high bandwidth also allows the LH4006 to be used in RF/IF signal conditioning such as amplification or down conversion.

### Features


- Operation from  $\pm 6V$  supplies
- Drives  $50\Omega$  directly

- Internal power supply bypassing
- Short circuit protection
- $1000 V/\mu s$  slew rate
- 0.95 gain accuracy into  $50\Omega$

### Applications

- Line drivers
- Video buffers
- Pulse amplifiers

### Connection Diagram



TL/K/9255-1

**Note 1:** NC = not connected.

**Note 2:** Pins 9 & 17 are internally connected.

**Order Number LH4006D & LH4006CD**  
**See NS Package Number D24D**

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, $V_S$	$\pm 8V$
Power Dissipation, $P_D$	
$T_C = 25^\circ C$ , Derate Linearly at $33.3^\circ C/W$	3.75W
$T_A = 25^\circ C$ , Derate Linearly at $62.5^\circ C/W$	2W
Input Common Mode Voltage Range, $V_{CM}$	$\pm V_S$
Output Current, $I_O$	$\pm 100\text{ mA}$
Output Short Circuit Duration	Continuous

Operating Temperature Range, $T_A$	
LH4006CD	$-25^\circ C$ to $+85^\circ C$
LH4006D	$-55^\circ C$ to $+125^\circ C$
Storage Temperature Range, $T_{STG}$	$-65^\circ C$ to $+150^\circ C$
Maximum Junction Temperature, $T_J$	$150^\circ C$
Lead Temperature (Soldering < 10 sec.)	$300^\circ C$
ESD Rating to be determined.	

## DC Electrical Characteristics (Notes 1 & 6)

$V_S = \pm 6V$ ,  $R_S = R_L = 50\Omega$ ,  $T_A = 25^\circ C$  unless otherwise noted.

Symbol	Parameter	Conditions	LH4006C			Units (Max unless otherwise stated)	
			Typ	Tested Limit (Note 2)	Design Limit (Note 3)		
$V_{OS}$	Output Offset Voltage	$T_A = T_J = 25^\circ C$ , Note 4	5	15		mV	
$V_{OS}/\Delta T$	Offset Voltage Drift		100			$\mu V/^\circ C$	
$I_B$	Input Bias Current	$R_S = 300\Omega$ , Note 4	100	300		$\mu A$	
$A_V$	Voltage Gain	$V_{IN} = 2\text{ Vp-p}$ , $f = 1\text{ kHz}$	$R_L = 50\Omega$	0.98	0.95		V/V
			$R_L = 1\text{ k}\Omega$	0.98	0.95		(min)
$V_O$	Output Voltage Swing	$A_V = +1$		$\pm 3$		V (min)	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 8V$ $R_L = 1\text{ k}\Omega$	55	45		dB (min)	
$I_S$	Supply Current	$V_{IN} = 0V$ , $R_L = 1\text{ k}\Omega$	55	65		mA	
$P_D$	Power Dissipation	Note 7			780	mW	

## AC Electrical Characteristics (Note 1)

$V_S = \pm 6V$ ,  $R_S = R_L = 50\Omega$ ,  $T_A = 25^\circ C$  unless otherwise noted.

Symbol	Parameter	Conditions	LH4006C			Units (Max unless otherwise stated)
			Typ	Tested Limit (Note 2)	Design Limit (Note 3)	
$t_r$	Small Signal Rise Time	$\Delta V_{IN} = 0.5V$	2			ns
$t_s$	Settling Time to 0.1%	$V_{IN} = \pm 3V$	80			
SR	Slew Rate	$V_{IN} = -3V$ to $+3V$	10%–90%	1000		V/ $\mu s$
		$V_{IN} = +3V$ to $-3V$	10%–90%	1200		(min)
$f_{-3\text{ dB}}$	Small Signal Bandwidth	$V_{OUT} = 100\text{ mVp-p}$	$A_V = +1$	350	300	
	Full Power Bandwidth	$V_{IN} = \pm 2V$ , Note 5		80		MHz (min)
	Second Order Harmonic Distortion	$V_{OUT} = 4\text{ Vp-p}$ , $f_{IN} = 10\text{ MHz}$		-60		dB

**DC Electrical Characteristics** (Notes 1 & 6) $V_S = \pm 6V$ ,  $R_S = R_L = 50\Omega$ ,  $T_A = 25^\circ C$  unless otherwise noted.


Symbol	Parameter	Conditions	LH4006			Units (Max unless otherwise stated)
			Typ	Tested Limit (Note 2)	Design Limit (Note 3)	
$V_{OS}$	Output Offset Voltage	$T_A = T_J = 25^\circ C$	2	15		mV
				<b>25</b>		
$V_{OS/\Delta T}$	Offset Voltage Drift	$V_{IN} = 0V$	100			$\mu V/^\circ C$
$I_B$	Input Bias Current	$R_S = 300\Omega$ $T_A = T_J = 25^\circ C$ , Note 4	100	300		$\mu A$
				<b>400</b>		
$A_V$	Voltage Gain	$V_{IN} = 2 V_{p-p}$ , $f = 1 kHz$	$R_L = 50\Omega$	0.98	0.95 <b>0.93</b>	V/V (min)
			$R_L = 1 k\Omega$	0.98	0.95 <b>0.93</b>	
$V_O$	Output Voltage Swing	$A_V = +1$		$\pm 3$	$\pm 3$	V (min)
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V$ to $+8V$	55	45		dB (min)
				<b>40</b>		
$I_S$	Supply Current	$V_{IN} = 0V$ , $R_L = 1 k\Omega$ (Note 7)	55	65	<b>80</b>	mA
$P_D$	Power Dissipation				780	mW

**AC Electrical Characteristics** (Note 1) $V_S = \pm 6V$ ,  $R_S = R_L = 50\Omega$ ,  $T_A = 25^\circ C$  unless otherwise noted.


Symbol	Parameter	Conditions	LH4006			Units (Max unless otherwise stated)
			Typ	Tested Limit (Note 2)	Design Limit (Note 3)	
$t_r$	Small Signal Rise Time	$\Delta V_{IN} = 0.5V$	2			ns
$t_s$	Settling Time to 0.1%	$V_{IN} = \pm 3V$	80			
SR	Slew Rate	$V_{IN} = -3V$ to $+3V$	10%–90%	1000		V/ $\mu s$ (min)
		$V_{IN} = +3V$ to $-3V$	10%–90%	1200		
$f_{-3 dB}$	Small Signal Bandwidth	$V_{OUT} = 100 mV_{p-p}$	$A_V = +1$	350	300	MHz (min)
	Full Power Bandwidth	$V_{IN} = \pm 2V$ , Note 5		80		
	Second Order Harmonic Distortion	$V_{OUT} = 4 V_{p-p}$ , $f_{IN} = 10 MHz$		-60		dB

**Note 1:** These measurements are taken with the LH4006 strapped for a gain of +1.**Note 2:** Tested limits are guaranteed and 100% tested in production.**Note 3:** Design limits are guaranteed (but not 100% production tested) over indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.**Note 4:** Specification is at  $25^\circ C$  junction temperature due to requirements of high speed automatic testing. Actual value may be higher at operating junction temperature.**Note 5:** Full power bandwidth is calculated based on slew rate measurement using  $FPBW = \text{slew rate}/(2 \pi V_{peak})$ .**Note 6:** Boldface limits are guaranteed over full temperature. Operating ambient temperature range of LH4006C is  $-25^\circ C$  to  $+85^\circ C$ , and LH4006 is  $-55^\circ C$  to  $+125^\circ C$ .**Note 7:** When the LH4006 is operated at elevated temperature (such as  $125^\circ C$ ), some form of heat sinking or forced air cooling is required. The quiescent power with  $V_S$  of  $\pm 6V$  is 780 mW, whereas the package is rated to 750 mW without a heatsink at  $125^\circ C$ .


# Typical Performance Characteristics



TL/K/9255-2



TL/K/9255-10



TL/K/9255-11


## Application Information

The unity gain follower configuration shown in *Figure 1*, offers a 350 MHz small signal bandwidth to the -3 dB point and the minimum slew rate of 1000 V/ $\mu\text{s}$  insures a full power bandwidth of 80 MHz for a 4V peak to peak signal, according to the formula:

$$B = \frac{SR}{2\pi V_p}$$


Where SR is the slew rate in V/ $\mu\text{s}$ , B is the bandwidth of the device in MHz for a peak sine wave voltage  $V_p$ .

The unity gain follower/buffer is therefore an excellent choice for wideband sinewave buffering or pulse amplification. *Figure 2* shows the typical pulse response for such a configuration.



TL/K/9255-3

FIGURE 1. Unity Gain Follower



TL/K/9255-5


$V_{CC} = \pm 6V, R_S = R_L = 50\Omega.$

FIGURE 2. Follower/Buffer Pulse Response

### Driving Capacitive Loads


Flash A/D, unterminated cables, etc, can exhibit up to 300 pF of capacitance, thus creating stability or settling problems. *Figure 3* shows the compensation scheme for driving such capacitive loads while still insuring optimum settling. The output current limit of the LH4006 is a considerable help for driving capacitive loads, the charging current is kept

in control and the damping resistor can be small without overloading the output stage. A 20Ω resistor in series with the capacitance is required for insuring an optimum settling time to 0.5% in less than 20 ns which is suitable for driving a 7 bit flash A to D converter in video applications at a sampling rate of 20 MSPS (see *Figure 4*).



TL/K/9255-6

FIGURE 3. Driving Capacitance



TOP = Input  
BOTTOM = Output

TL/K/9255-7


V<sub>CC</sub> = ±6 Volts  
C<sub>L</sub> = 360 pF

FIGURE 4. Pulse Response When Driving Capacitance

## Layout Considerations

The layout of a RF/Video PC board where the signal frequency is beyond 100 MHz requires special attention. All the traces or connections must be as short and as wide as possible in order to keep their parasitic inductance to a minimum. This is especially critical for the supply lines where the current can reach over 100 mA in a few nanoseconds.

Although the LH4006 contains internal decoupling, it still requires some external bypassing capacitors, which have to be located as close to the supply pins as possible. A 4.7  $\mu\text{F}$  in parallel with a 100 nF low inductance capacitor will insure good filtering. In some cases of noisy environment, or when the power supply is located far from the circuit, it may be necessary to use a dual stage decoupling as shown in *Figure 5*.



TL/K/9255-8

**FIGURE 5. Dual Stage Decoupling**

Ground can also become a considerable problem. It is assumed to be uniformly zero volts and considered as a reference. In practice, if the ground is poorly laid out, every single point may be at a different potential and at a different phase, which is a source of instability or signal distortion.

The most reliable solution to this problem is to have a ground plane that will minimize the parasitic inductance and therefore, potential and phase differences.


## Input Capacitance

The input capacitance of the LH4006 is typically 8 pF and will slightly increase with frequency. A large source resistance value in front of this will form a pole, which may substantially reduce the bandwidth of the circuit and affect stability.

This is the reason why resistor values higher than 500  $\Omega$  should not be used in the feedback network and high source impedance should be avoided.

## Bias Current

The input bias current is typically 100  $\mu\text{A}$  and may create an undesirable output offset voltage when the source impedance is high. An internal 50  $\Omega$  resistor is provided for matching with a 50  $\Omega$  source impedance in order to minimize the output offset voltage. *Figure 6* shows a circuit that uses a FET transistor pair for the input stage in order to reduce the input bias current to the sub-nanoampere region.



TL/K/9255-9

**FIGURE 6. FET Input Follower Buffer**