# 128/144Mbit RDRAM

# 256K x 16/18 bit x 2\*16 Dependent Banks Direct RDRAM™

Revision 1.01 October 1999



# **Revision History**

#### Version 1.0 (July 1999) - Preliminary

- Based on the Rambus Datasheet 1.0 ver.

# **Version 1.01 (October 1999)**

#### On page 1

- Delete the part numbers of low power.

#### On page 32

- Add the data of CNFGA Register @ Figure 28.

#### On page 33

- Add the data of CNFGB Register @ Figure 29 and correct the CORG4..0 field of CNFGB register.

# On page 44

- Add the Tj value from TBD to Max. 100°C @ Table 18.

#### On page 40


- Add the  $\Theta_{JC}$  value from TBD to 0.2°C/Watt @ Table 20.

#### On page 55

- Add the current values for 356MHz and 300MHz RDRAM device.



#### **■ORDERING INFORMATION**



# 1. SAMSUNG Memory

# 2. Device

- 4 : DRAM

# 3. Organization

- 16 : x16 bit - 18 : x18 bit

# 4. Product

- RD: Direct RAMBUS DRAM

#### 5. Density

- 2: 2M - 4: 4M - 8: 8M - 16: 16M - 32: 32M

#### 6. Revision

- Blank: 1st Gen. - A: 2nd Gen.

# 7. Package Type

- C : u - BGA(Normal CSP) - D : u - BGA(Mirrored CSP)

#### 8. Power & Refresh

Blank: Normal Power Self Refesh(32m/8K, 3.9us)
L: Low Power Self Refesh(32m/8K, 3.9us)
R: Normal Power Self Refesh(32m/16K, 1.9us)
S: Low Power Self Refesh(32m/16K, 1.9us)

#### 9. tRAC(Row Access Time)

Blank : for Daisy Chain SampleG : 53.3ns

- K : 45ns - M : 40ns - B~D, F, J, L, N~ : Reserved

# 10. Speed

DS: for Daisy Chain Sample
60: 600Mbps (300MHz)
70: 711Mbps (356MHz)
80: 800Mbps (400MHz)



#### Overview

The Rambus Direct RDRAM™ is a general purpose highperformance memory device suitable for use in a broad range of applications including computer memory, graphics, video, and any other application where high bandwidth and low latency are required.

The 128/144-Mbit Direct Rambus DRAMs (RDRAM®) are extremely high-speed CMOS DRAMs organized as 8M words by 16 or 18 bits. The use of Rambus Signaling Level (RSL) technology permits 600MHz to 800MHz transfer rates while using conventional system and board design technologies. Direct RDRAM devices are capable of sustained data transfers at 1.25 ns per two bytes (10ns per sixteen bytes).

The architecture of the Direct RDRAMs allows the highest sustained bandwidth for multiple, simultaneous randomly addressed memory transactions. The separate control and data buses with independent row and column control yield over 95% bus efficiency. The Direct RDRAM's thirty-two banks support up to four simultaneous transactions.

System oriented features for mobile, graphics and large memory systems include power management, byte masking, and x18 organization. The two data bits in the x18 organization are general and can be used for additional storage and bandwidth or for error correction.

#### **Features**

- Highest sustained bandwidth per DRAM device
  - 1.6GB/s sustained data transfer rate
  - Separate control and data buses for maximized efficiency
  - Separate row and column control buses for easy scheduling and highest performance
  - 32 banks: four transactions can take place simultaneously at full bandwidth data rates
- ♦ Low latency features
  - Write buffer to reduce read latency
  - 3 precharge mechanisms for controller flexibility
  - Interleaved transactions
- Advanced power management:
  - Direct RDRAM operates from a 2.5 volt supply
  - Multiple low power states allows flexibility in power consumption versus time to transition to active state
  - Power-down self-refresh
- Organization: 1Kbyte pages and 32 banks, x 16/18
  - x18 organization allows ECC configurations or increased storage/bandwidth
  - x16 organization for low cost applications
- Uses Rambus Signaling Level (RSL) for up to 800MHz operation




Figure 1: Direct RDRAM CSP Package

The 128/144-Mbit Direct RDRAMs are offered in a CSP horizontal package suitable for desktop as well as low-profile add-in card and mobile applications.

# **Key Timing Parameters/Part Numbers**

		Speed	ł				
Organization	Bin	I/O Freq. MHz	t <sub>RAC</sub> (Row Access Time) ns	Part Number			
256Kx16x32s <sup>a</sup>	-RG60	600	53.3	KM416RD8AC(Db)-RcG60			
	-RK70	711	45	KM416RD8AC(D)-RK70			
	-RK80	800	45	KM416RD8AC(D)-RK80			
256Kx18x32s	-RG60	600	53.3	KM418RD8AC(D)-RG60			
	-RK70	711	45	KM418RD8AC(D)-RK70			
	-RK80	800	45	KM418RD8AC(D)-RK80			

a.The "32s" designation indicates that this RDRAM core is composed of 32 banks which use a "split" bank architecture.

b. The "C" designator indicates the normal package and the "D" indicates the mirrored package.

c.The "R" designator indicates that this RDRAM core uses Normal Power Self Refresh.



#### **Pinouts and Definitions**

#### **Normal Package**

This table shows the pin assignments of the normal RDRAM package.

 Table 1: a. Center-Bonded Device(Top View For Normal Package)

v	A	В	C	D	E	F	G	H	J
1	GND		VDD				VDD		GND
2									
3	DQA8*	DQA3	DQA0	CTMN	СТМ	RQ4	RQ0	DQB3	DQB8 <sup>*</sup>
4	VCMOS	GND	VDD	GND	GND	VDD	GND	GND	VCMOS
5	SCK	DQA6	DQA1	VREF	RQ7	RQ1	DQB2	DQB6	SIO0
6									
7									
8	CMD	DQA5	DQA2	VDDa	RQ6	RQ2	DQB1	DQB5	SIO1
9	GND	VDD	GND	GNDa	VDD	GND	VDD	VDD	GND
10	DQA7	DQA4	CFM	CFMN	RQ5	RQ3	DQB0	DQB4	DQB7
11									
12	GND		VDD				VDD		GND

COL

#### **Mirrored Package**

This table shows the pin assignments of the mirrored RDRAM package.


Table 2: a.Center-Bonded Device(Top View For Mirrored Package)

w		A	В	C	D	E	F	G	Н	J
	1	GND		VDD				VDD		GND
	2									
	3	DQA7	DQA4	CFM	CFMN	RQ5	RQ3	DQB0	DQB4	DQB7
	4	GND	VDD	GND	GNDa	VDD	GND	VDD	VDD	GND
	5	CMD	DQA5	DQA2	VDDa	RQ6	RQ2	DQB1	DQB5	SIO1
	6									
	7									
	8	SCK	DQA6	DQA1	VREF	RQ7	RQ1	DQB2	DQB6	SIO0
	9	VCMOS	GND	VDD	GND	GND	VDD	GND	GND	VCMOS
	10	DQA8*	DQA3	DQA0	CTMN	СТМ	RQ4	RQ0	DQB3	DQB8*
	11									
	12	GND		VDD				VDD		GND

b. Top marking example of normal package



For normal package, pin  $\#1(ROW\ 1, COL\ A)$  is located at the A1 position on the top side and the A1 position is marked by the marker  $\P$  ".



\* DQA8/DQB8 are just used for 144Mb RDRAM. These two pins are NC(No Connection) in 128Mb RDRAM.

b. Top marking example of mirrored package



For mirrored package, pin  $\#1(ROW\ 1, COL\ A)$  is located at the A1 postion on the top side and the A1 position is marked by the alphabet "M".



COL

**Table 3: Pin Description** 

Signal	I/O	Туре	# of Pins	Description
SIO1,SIO0	I/O	CMOS <sup>a</sup>	2	Serial input/output. Pins for reading from and writing to the control registers using a serial access protocol. Also used for power management.
CMD	I	CMOS <sup>a</sup>	1	Command input. Pins used in conjunction with SIO0 and SIO1 for reading from and writing to the control registers. Also used for power management.
SCK	ı	CMOS <sup>a</sup>	1	Serial clock input. Clock source used for reading from and writing to the control registers
V <sub>DD</sub>			10	Supply voltage for the RDRAM core and interface logic.
V <sub>DDa</sub>			1	Supply voltage for the RDRAM analog circuitry.
V <sub>CMOS</sub>			2	Supply voltage for CMOS input/output pins.
GND			13	Ground reference for RDRAM core and interface.
GNDa			1	Ground reference for RDRAM analog circuitry.
DQA8DQA0 I/O RSL <sup>b</sup>		RSL <sup>b</sup>	9	Data byte A. Nine pins which carry a byte of read or write data between the Channel and the RDRAM. DQA8 is not used by RDRAMs with a x16 organization.
CFM	I	RSL <sup>b</sup>	1	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
CFMN	I	RSL <sup>b</sup>	1	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity
V <sub>REF</sub>			1	Logic threshold reference voltage for RSL signals
CTMN	I	RSL <sup>b</sup>	1	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
СТМ	I	RSL <sup>b</sup>	1	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
RQ7RQ5 or ROW2ROW0	I	RSL <sup>b</sup>	3	Row access control. Three pins containing control and address information for row accesses.
RQ4RQ0 or COL4COL0	I	RSL <sup>b</sup>	5	Column access control. Five pins containing control and address information for column accesses.
DQB8 DQB0	I/O	RSL <sup>b</sup>	9	Data byte B. Nine pins which carry a byte of read or write data between the Channel and the RDRAM. DQB8 is not used by RDRAMs with a x16 organization.
Total pin count pe	er packag	je	62	

a. All CMOS signals are high-true; a high voltage is a logic one and a low voltage is logic zero.



 $b. \ All \ RSL \ signals \ are \ low-true; \ a \ low \ voltage \ is \ a \ logic \ one \ and \ a \ high \ voltage \ is \ logic \ zero.$ 




Figure 2: 128/144 Mbit Direct RDRAM Block Diagram



# **General Description**

Figure 2 is a block diagram of the 128/144 Mbit Direct RDRAM. It consists of two major blocks: a "core" block built from banks and sense amps similar to those found in other types of DRAM, and a Direct Rambus interface block which permits an external controller to access this core at up to 1.6GB/s.

**Control Registers:** The CMD, SCK, SIO0, and SIO1 pins appear in the upper center of Figure 2. They are used to write and read a block of control registers. These registers supply the RDRAM configuration information to a controller and they select the operating modes of the device. The nine bit REFR value is used for tracking the last refreshed row. Most importantly, the five bit DEVID specifies the device address of the RDRAM on the Channel.

**Clocking:** The CTM and CTMN pins (Clock-To-Master) generate TCLK (Transmit Clock), the internal clock used to transmit read data. The CFM and CFMN pins (Clock-From-Master) generate RCLK (Receive Clock), the internal clock signal used to receive write data and to receive the ROW and COL pins.

**DQA,DQB Pins:** These 18 pins carry read (Q) and write (D) data across the Channel. They are multiplexed/de-multiplexed from/to two 72-bit data paths (running at one-eighth the data frequency) inside the RDRAM.

**Banks:** The 16Mbyte core of the RDRAM is divided into 32 0.5Mbyte banks, each organized as 512 rows, with each row containing 64 dualocts, and each dualoct containing 16 bytes. A dualoct is the smallest unit of data that can be addressed.

**Sense Amps:** The RDRAM contains 34 sense amps. Each sense amp consists of 512 bytes of fast storage (256 for DQA and 256 for DQB) and can hold one-half of one row of one bank of the RDRAM. The sense amp may hold any of the 512 half-rows of an associated bank. However, each sense amp is shared between two adjacent banks of the RDRAM (except for numbers 0, 15, 30, and 31). This introduces the restriction that adjacent banks may not be simultaneously accessed.

**RQ Pins:** These pins carry control and address information. They are broken into two groups. RQ7..RQ5 are also called ROW2..ROW0, and are used primarily for controlling row accesses. RQ4..RQ0 are also called COL4..COL0, and are used primarily for controlling column accesses.

**ROW Pins:** The principle use of these three pins is to manage the transfer of data between the banks and the sense amps of the RDRAM. These pins are de-multiplexed into a

24-bit ROWA (row-activate) or ROWR (row-operation) packet.

**COL Pins:** The principle use of these five pins is to manage the transfer of data between the DQA/DQB pins and the sense amps of the RDRAM. These pins are de-multiplexed into a 23-bit COLC (column-operation) packet and either a 17-bit COLM (mask) packet or a 17-bit COLX (extended-operation) packet.

**ACT Command:** An ACT (activate) command from an ROWA packet causes one of the 512 rows of the selected bank to be loaded to its associated sense amps (two 256 byte sense amps for DOA and two for DOB).

**PRER Command:** A PRER (precharge) command from an ROWR packet causes the selected bank to release its two associated sense amps, permitting a different row in that bank to be activated, or permitting adjacent banks to be activated.

**RD Command:** The RD (read) command causes one of the 64 dualocts of one of the sense amps to be transmitted on the DQA/DQB pins of the Channel.

WR Command: The WR (write) command causes a dualoct received from the DQA/DQB data pins of the Channel to be loaded into the write buffer. There is also space in the write buffer for the BC bank address and C column address information. The data in the write buffer is automatically retired (written with optional bytemask) to one of the 64 dualocts of one of the sense amps during a subsequent COP command. A retire can take place during a RD, WR, or NOCOP to another device, or during a WR or NOCOP to the same device. The write buffer will not retire during a RD to the same device. The write buffer reduces the delay needed for the internal DQA/DQB data path turnaround.

**PREC Precharge:** The PREC, RDA and WRA commands are similar to NOCOP, RD and WR, except that a precharge operation is performed at the end of the column operation. These commands provide a second mechanism for performing precharge.

**PREX Precharge:** After a RD command, or after a WR command with no byte masking (M=0), a COLX packet may be used to specify an extended operation (XOP). The most important XOP command is PREX. This command provides a third mechanism for performing precharge.



#### **Packet Format**

Figure 3 shows the formats of the ROWA and ROWR packets on the ROW pins. Table 4 describes the fields which comprise these packets. DR4T and DR4F bits are encoded to contain both the DR4 device address bit and a framing bit which allows the ROWA or ROWR packet to be recognized by the RDRAM.

The AV (ROWA/ROWR packet selection) bit distinguishes between the two packet types. Both the ROWA and ROWR packet provide a five bit device address and a five bit bank address. An ROWA packet uses the remaining bits to specify a nine bit row address, and the ROWR packet uses the remaining bits for an eleven bit opcode field. Note the use of the "RsvX" notation to reserve bits for future address field extension.

Table 4: Field Description for ROWA Packet and ROWR Packet

Field	Description
DR4T,DR4F	Bits for framing (recognizing) a ROWA or ROWR packet. Also encodes highest device address bit.
DR3DR0	Device address for ROWA or ROWR packet.
BR4BR0	Bank address for ROWA or ROWR packet. RsvB denotes bits ignored by the RDRAM.
AV	Selects between ROWA packet (AV=1) and ROWR packet (AV=0).
R8R0	Row address for ROWA packet. RsvR denotes bits ignored by the RDRAM.
ROP10ROP0	Opcode field for ROWR packet. Specifies precharge, refresh, and power management functions.

Figure 3 also shows the formats of the COLC, COLM, and COLX packets on the COL pins. Table 5 describes the fields which comprise these packets.

The COLC packet uses the S (Start) bit for framing. A COLM or COLX packet is aligned with this COLC packet, and is also framed by the S bit.

The 23 bit COLC packet has a five bit device address, a five bit bank address, a six bit column address, and a four bit opcode. The COLC packet specifies a read or write command, as well as some power management commands.

The remaining 17 bits are interpreted as a COLM (M=1) or COLX (M=0) packet. A COLM packet is used for a COLC write command which needs bytemask control. The COLM packet is associated with the COLC packet from a time t<sub>RTR</sub> earlier. An COLX packet may be used to specify an independent precharge command. It contains a five bit device address, a five bit bank address, and a five bit opcode. The COLX packet may also be used to specify some house-keeping and power management commands. The COLX packet is framed within a COLC packet but is not otherwise associated with any other packet.

Table 5: Field Description for COLC Packet, COLM Packet, and COLX Packet

Field	Description
S	Bit for framing (recognizing) a COLC packet, and indirectly for framing COLM and COLX packets.
DC4DC0	Device address for COLC packet.
BC4BC0	Bank address for COLC packet. RsvB denotes bits reserved for future extension (controller drives 0's).
C5C0	Column address for COLC packet. RsvC denotes bits ignored by the RDRAM.
COP3COP0	Opcode field for COLC packet. Specifies read, write, precharge, and power management functions.
M	Selects between COLM packet (M=1) and COLX packet (M=0).
MA7MA0	Bytemask write control bits. 1=write, 0=no-write. MA0 controls the earliest byte on DQA80.
MB7MB0	Bytemask write control bits. 1=write, 0=no-write. MB0 controls the earliest byte on DQB80.
DX4DX0	Device address for COLX packet.
BX4BX0	Bank address for COLX packet. RsvB denotes bits reserved for future extension (controller drives 0's).
XOP4XOP0	Opcode field for COLX packet. Specifies precharge, I <sub>OL</sub> control, and power management functions.






Figure 3: Packet Formats



# Field Encoding Summary

Table 6 shows how the six device address bits are decoded for the ROWA and ROWR packets. The DR4T and DR4F encoding merges a fifth device bit with a framing bit. When neither bit is asserted, the device is not selected. Note that a broadcast operation is indicated when both bits are set. Broadcast operation would typically be used for refresh and power management commands. If the device is selected, the DM (DeviceMatch) signal is asserted and an ACT or ROP command is performed.

Table 6: Device Field Encodings for ROWA Packet and ROWR Packet

DR4T	DR4F	<b>Device Selection</b>	Device Match signal (DM)					
1	1	All devices (broadcast)	DM is set to 1					
0	1	One device selected	DM is set to 1 if {DEVID4DEVID0} == {0,DR3DR0} else DM is set to 0					
1	0	One device selected	DM is set to 1 if {DEVID4DEVID0} == {1,DR3DR0} else DM is set to 0					
0	0	No packet present	DM is set to 0					

Table 7 shows the encodings of the remaining fields of the ROWA and ROWR packets. An ROWA packet is specified by asserting the AV bit. This causes the specified row of the specified bank of this device to be loaded into the associated sense amps.

An ROWR packet is specified when AV is not asserted. An 11 bit opcode field encodes a command for one of the banks of this device. The PRER command causes a bank and its two associated sense amps to precharge, so another row or an adjacent bank may be activated. The REFA (refresh-activate) command is similar to the ACT command, except the

row address comes from an internal register REFR, and REFR is incremented at the largest bank address. The REFP (refresh-precharge) command is identical to a PRER command.

The NAPR, NAPRC, PDNR, ATTN, and RLXR commands are used for managing the power dissipation of the RDRAM and are described in more detail in "Power state management "on page 38. The TCEN and TCAL commands are used to adjust the output driver slew rate and they are described in more detail in "Current and Temperature Control" on page 43.

Table 7: ROWA Packet and ROWR Packet Field Encodings

D1 48	4 77	RO	P10	ROP	O Fi	eld					Name	Command Description		
DM <sup>a</sup>	AV	10	9	8	7	6	5	4	3	2:0	Name	-		
0	-	-	-	-	-	-	-	-	-		-	No operation.		
1	1	Row address						ACT	Activate row R8R0 of bank BR4BR0 of device and move device to ATTN <sup>b</sup> .					
1	0	1	1	0	0	0	xc	x	х	000	PRER	Precharge bank BR4BR0 of this device.		
1	0	0	0	0	1	1	0	0	х	000	REFA Refresh (activate) row REFR8REFR0 of bank BR4BR0 of device. Increment REFR if BR4BR0 = 1111 (see Figure 50).			
1	0	1	0	1	0	1	0	0	х	000	REFP	EFP Precharge bank BR4BR0 of this device after REFA (see Figure 50).		
1	0	x	х	0	0	0	0	1	x	000	PDNR	Move this device into the powerdown (PDN) power state (see Figure 47).		
1	0	x	x	0	0	0	1	0	х	000	NAPR	Move this device into the nap (NAP) power state (see Figure 47).		
1	0	х	х	0	0	0	1	1	х	000	NAPRC	Move this device into the nap (NAP) power state conditionally		
1	0	х	х	х	х	х	х	х	0	000	ATTN <sup>b</sup>	Move this device into the attention (ATTN) power state (see Figure 45).		
1	0	х	х	х	х	х	х	х	1	000	RLXR	Move this device into the standby (STBY) power state (see Figure 46).		
1	0	0	0	0	0	0	0	0	х	001	TCAL	Temperature calibrate this device (see Figure 52).		
1	0	0	0	0	0	0	0	0	х	010	TCEN	Temperature calibrate/enable this device (see Figure 52).		
1	0	0	0	0	0	0	0	0	0	000	NOROP	ROP No operation.		

a. The DM (Device Match signal) value is determined by the DR4T, DR4F, DR3..DR0 field of the ROWA and ROWR packets. See Table 6.

c. An "x" entry indicates which commands may be combined. For instance, the three commands PRER/NAPRC/RLXR may be specified in one ROP value (011000111000)



 $b.\ The\ ATTN\ command\ does\ not\ cause\ a\ RLX-to-ATTN\ transition\ for\ a\ broadcast\ operation\ (DR4T/DR4F=1/1).$ 

Table 8 shows the COP field encoding. The device must be in the ATTN power state in order to receive COLC packets. The COLC packet is used primarily to specify RD (read) and WR (write) commands. Retire operations (moving data from the write buffer to a sense amp) happen automatically. See Figure 17 for a more detailed description.

The COLC packet can also specify a PREC command, which precharges a bank and its associated sense amps. The RDA/WRA commands are equivalent to combining RD/WR with a PREC. RLXC (relax) performs a power mode transition. See "Power State Management" on page 38.

**Table 8: COLC Packet Field Encodings** 

S	DC4 DC0 (select device) <sup>a</sup>	COP30	Name	Command Description
0			-	No operation.
1	/= (DEVID40)		-	Retire write buffer of this device.
1	== (DEVID40)	x000 <sup>b</sup>	NOCOP	Retire write buffer of this device.
1	== (DEVID40)	x001	WR	Retire write buffer of this device, then write column C5C0 of bank BC4BC0 to write buffer.
1	== (DEVID40)	x010	RSRV	Reserved, no operation.
1	== (DEVID40)	x011	RD	Read column C5C0 of bank BC4BC0 of this device.
1	== (DEVID40)	x100	PREC	Retire write buffer of this device, then precharge bank BC4BC0 (see Figure 14).
1	== (DEVID40)	x101	WRA	Same as WR, but precharge bank BC4BC0 after write buffer (with new data) is retired.
1	== (DEVID40)	x110	RSRV	Reserved, no operation.
1	== (DEVID40)	x111	RDA	Same as RD, but precharge bank BC4BC0 afterward.
1	== (DEVID40)	1xxx	RLXC	Move this device into the standby (STBY) power state (see Figure 46).

Table 9 shows the COLM and COLX field encodings. The M bit is asserted to specify a COLM packet with two 8 bit bytemask fields MA and MB. If the M bit is not asserted, an COLX is specified. It has device and bank address fields, and an opcode field. The primary use of the COLX packet is to permit an independent PREX (precharge) command to be

specified without consuming control bandwidth on the ROW pins. It is also used for the CAL(calibrate) and SAM (sample) current control commands (see "Current and Temperature Control" on page 43), and for the RLXX power mode command (see "Power State Management" on page

Table 9: COLM Packet and COLX Packet Field Encodings

M	DX4 DX0 (selects device)	XOP40	Name	Command Description
1		-	MSK	MB/MA bytemasks used by WR/WRA.
0	/= (DEVID40)	-	-	No operation.
0	== (DEVID40)	00000	NOXOP	No operation.
0	== (DEVID40)	1xxx0 <sup>a</sup>	PREX	Precharge bank BX4BX0 of this device (see Figure 14).
0	== (DEVID40)	x10x0	CAL	Calibrate (drive) I <sub>OL</sub> current for this device (see Figure 51).
0	== (DEVID40)	x11x0	CAL/SAM	Calibrate (drive) and Sample (update) I <sub>OL</sub> current for this device (see Figure 51).
0	== (DEVID40)	xxx10	RLXX	Move this device into the standby (STBY) power state (see Figure 46).
0	== (DEVID40)	xxxx1	RSRV	Reserved, no operation.

a. An "x" entry indicates which commands may be combined. For instance, the two commands PREX/RLXX may be specified in one XOP value (10010).



a. "/=" means not equal, " == " means equal.
b. An "x" entry indicates which commands may be combined. For instance, the two commands WR/RLXC may be specified in one COP value(1001).

# **DQ Packet Timing**

Figure 4 shows the timing relationship of COLC packets with D and Q data packets. This document uses a specific convention for measuring time intervals between packets: all packets on the ROW and COL pins (ROWA, ROWR, COLC, COLM, COLX) use the trailing edge of the packet as a reference point, and all packets on the DQA/DQB pins (D and Q) use the leading edge of the packet as a reference point.

An RD or RDA command will transmit a dualoct of read data Q a time  $t_{CAC}$  later. This time includes one to five cycles of round-trip propagation delay on the Channel. The  $t_{CAC}$  parameter may be programmed to a one of a range of values (8, 9, 10, 11, or 12  $t_{CYCLE}$ ). The value chosen depends upon the number of RDRAM devices on the Channel and the RDRAM timing bin. See Figure 39 for more information.

A WR or WRA command will receive a dualoct of write data D a time t<sub>CWD</sub> later. This time does not need to include the round-trip propagation time of the Channel since the COLC and D packets are traveling in the same direction.

When a Q packet follows a D packet (shown in the left half of the figure), a gap ( $t_{CAC}$ - $t_{CWD}$ ) will automatically appear between them because the  $t_{CWD}$  value is always less than the  $t_{CAC}$  value. There will be no gap between the two COLC packets with the WR and RD commands which schedule the D and Q packets.

When a D packet follows a Q packet (shown in the right half of the figure), no gap is needed between them because the  $t_{CWD}$  value is less than the  $t_{CAC}$  value. However, , a gap of  $t_{CAC}$ - $t_{CWD}$  or greater must be inserted between the COLC packets with the RD WR commands by the controller so the Q and D packets do not overlap.




Figure 4: Read (Q) and Write (D) Data Packet - Timing for  $t_{CAC}$  = 8, 9, 10, 11, or 12  $t_{CYCLE}$ 

#### **COLM Packet to D Packet Mapping**

Figure 5 shows a write operation initiated by a WR command in a COLC packet. If a subset of the 16 bytes of write data are to be written, then a COLM packet is transmitted on the COL pins a time t<sub>RTR</sub> after the COLC packet containing the WR command. The M bit of the COLM packet is set to indicate that it contains the MA and MB mask fields. Note that this COLM packet is aligned with the COLC packet which causes the write buffer to be retired. See Figure 17 for more details.

If all 16 bytes of the D data packet are to be written, then no further control information is required. The packet slot that would have been used by the COLM packet (t<sub>RTR</sub> after the COLC packet) is available to be used as an COLX packet. This could be used for a PREX precharge command or for a

housekeeping command (this case is not shown). The M bit is not asserted in an COLX packet and causes all 16 bytes of the previous WR to be written unconditionally. Note that a RD command will never need a COLM packet, and will always be able to use the COLX packet option (a read operation has no need for the byte-write-enable control bits).

Figure 5 also shows the mapping between the MA and MB fields of the COLM packet and bytes of the D packet on the DQA and DQB pins. Each mask bit controls whether a byte of data is written (=1) or not written (=0).






Figure 5: Mapping Between COLM Packet and D Packet for WR Command



#### **ROW-to-ROW Packet Interaction**




Figure 6: ROW-to-ROW Packet Interaction- Timing

Figure 6 shows two packets on the ROW pins separated by an interval  $t_{RRDELAY}$  which depends upon the packet contents. No other ROW packets are sent to banks {Ba,Ba+1,Ba-1} between packet "a" and packet "b" unless noted otherwise. Table 10 summarizes the  $t_{RRDELAY}$  values for all possible cases.

Cases RR1 through RR4 show two successive ACT commands. In case RR1, there is no restriction since the ACT commands are to different devices. In case RR2, the  $t_{RR}$  restriction applies to the same device with non-adjacent banks. Cases RR3 and RR4 are illegal (as shown) since bank Ba needs to be precharged. If a PRER to Ba, Ba+1, or Ba-1 is inserted,  $t_{RRDELAY}$  is  $t_{RC}$  ( $t_{RAS}$  to the PRER command, and  $t_{RP}$  to the next ACT).

Cases RR5 through RR8 show an ACT command followed by a PRER command. In cases RR5 and RR6, there are no restrictions since the commands are to different devices or to non-adjacent banks of the same device. In cases RR7 and RR8, the t<sub>RAS</sub> restriction means the activated bank must wait before it can be precharged.

Cases RR9 through RR12 show a PRER command followed by an ACT command. In cases RR9 and RR10, there are essentially no restrictions since the commands are to different devices or to non-adjacent banks of the same device. RR10a and RR10b depend upon whether a bracketed bank (Ba+-1) is precharged or activated. In cases RR11 and RR12, the same and adjacent banks must all wait  $t_{RP}$  for the sense amp and bank to precharge before being activated.

Table 10: ROW-to-ROW Packet Interaction - Rules

Case #	ROPa	Da	Ba	Ra	ROPb	Db	Bb	Rb	trrdelay	Example
RR1	ACT	Da	Ba	Ra	ACT	/= Da	xxxx	xx	t <sub>PACKET</sub>	Figure 11
RR2	ACT	Da	Ba	Ra	ACT	== Da	/= {Ba,Ba+1,Ba-1}	xx	t <sub>RR</sub>	Figure 11
RR3	ACT	Da	Ba	Ra	ACT	== Da	== {Ba+1,Ba-1}	xx	t <sub>RC</sub> - illegal unless PRER to Ba/Ba+1/Ba-1	Figure 10
RR4	ACT	Da	Ba	Ra	ACT	== Da	== {Ba}	xx	t <sub>RC</sub> - illegal unless PRER to Ba/Ba+1/Ba-1	Figure 10
RR5	ACT	Da	Ba	Ra	PRER	/= Da	xxxx	xx	t <sub>PACKET</sub>	Figure 11
RR6	ACT	Da	Ba	Ra	PRER	== Da	/= {Ba,Ba+1,Ba-1}	xx	t <sub>PACKET</sub>	Figure 11
RR7	ACT	Da	Ba	Ra	PRER	== Da	== { Ba+1,Ba-1}	xx	t <sub>RAS</sub>	Figure 10
RR8	ACT	Da	Ba	Ra	PRER	== Da	== {Ba}	xx	t <sub>RAS</sub>	Figure 15
RR9	PRER	Da	Ba	Ra	ACT	/= Da	xxxx	xx	t <sub>PACKET</sub>	Figure 12
RR10	PRER	Da	Ba	Ra	ACT	== Da	/= {Ba,Ba+-1,Ba+-2}	xx	t <sub>PACKET</sub>	Figure 12
RR10a	PRER	Da	Ba	Ra	ACT	== Da	== {Ba+2}	xx	t <sub>PACKET</sub> /t <sub>RP</sub> if Ba+1 is precharged/activated.	
RR10b	PRER	Da	Ba	Ra	ACT	== Da	== {Ba-2}	xx	t <sub>PACKET</sub> /t <sub>RP</sub> if Ba-1 is precharged/activated.	
RR11	PRER	Da	Ba	Ra	ACT	== Da	== {Ba+1,Ba-1}	xx	t <sub>RP</sub>	Figure 10
RR12	PRER	Da	Ba	Ra	ACT	== Da	== {Ba}	xx	t <sub>RP</sub>	Figure 10
RR13	PRER	Da	Ba	Ra	PRER	/= Da	xxxx	xx	t <sub>PACKET</sub>	Figure 12
RR14	PRER	Da	Ba	Ra	PRER	== Da	/= {Ba,Ba+1,Ba-1}	xx	t <sub>PP</sub>	Figure 12
RR15	PRER	Da	Ba	Ra	PRER	== Da	== {Ba+1,Ba-1}	xx	t <sub>PP</sub>	Figure 12
RR16	PRER	Da	Ba	Ra	PRER	== Da	== Ba	xx	t <sub>PP</sub>	Figure 12



# ROW-to-ROW Interaction - continued

Cases RR13 through RR16 summarize the combinations of two successive PRER commands. In case RR13 there is no restriction since two devices are addressed. In RR14,  $t_{PP}$  applies, since the same device is addressed. In RR15 and RR16, the same bank or an adjacent bank may be given repeated PRER commands with only the  $t_{PP}$  restriction.

Two adjacent banks can't be activate simultaneously. A precharge command to one bank will thus affect the state of the adjacent banks (and sense amps). If bank Ba is activate and a PRER is directed to Ba, then bank Ba will be precharged along with sense amps Ba-1/Ba and Ba/Ba+1. If bank Ba+1 is activate and a PRER is directed to Ba, then bank Ba+1 will be precharged along with sense amps Ba/Ba+1 and Ba+1/Ba+2. If bank Ba-1 is activate and a PRER is directed to Ba, then bank Ba-1 will be precharged along with sense amps Ba/Ba-1 and Ba-1/Ba-2.

A ROW packet may contain commands other than ACT or PRER. The REFA and REFP commands are equivalent to ACT and PRER for interaction analysis purposes. The interaction rules of the NAPR, NAPRC, PDNR, RLXR, ATTN, TCAL, and TCEN commands are discussed in later sections (see Table 7 for cross-ref).

#### **ROW-to-COL Packet Interaction**

Figure 7 shows two packets on the ROW and COL pins. They must be separated by an interval  $t_{RCDELAY}$  which depends upon the packet contents. Table 11 summarizes the  $t_{RCDELAY}$  values for all possible cases. Note that if the COL packet is earlier than the ROW packet, it is considered a COL-to-ROW packet interaction.

Cases RC1 through RC5 summarize the rules when the ROW packet has an ACT command. Figure 15 and Figure 16 show examples of RC5 - an activation followed by a read or write. RC4 is an illegal situation, since a read or write of a precharged banks is being attempted (remember that for a bank to be activated, adjacent banks must be precharged). In cases RC1, RC2, and RC3, there is no interaction of the ROW and COL packets.




Figure 7: ROW-to-COL Packet Interaction- Timing

Cases RC6 through RC8 summarize the rules when the ROW packet has a PRER command. There is either no interaction (RC6 through RC9) or an illegal situation with a read or write of a precharged bank (RC9).

The COL pins can also schedule a precharge operation with a RDA, WRA, or PREC command in a COLC packet or a PREX command in a COLX packet. The constraints of these precharge operations may be converted to equivalent PRER command constraints using the rules summarized in Figure 14.

Case #	ROPa	Da	Ba	Ra	СОРЬ	Db	Bb	Cb1	t <sub>RCDELAY</sub>	Example
RC1	ACT	Da	Ba	Ra	NOCOP,RD,retire	/= Da	xxxx	xx	0	
RC2	ACT	Da	Ba	Ra	NOCOP	== Da	xxxx	xx	0	
RC3	ACT	Da	Ba	Ra	RD,retire	== Da	/= {Ba,Ba+1,Ba-1}	xx	0	
RC4	ACT	Da	Ba	Ra	RD,retire	== Da	== {Ba+1,Ba-1}	xx	Illegal	
RC5	ACT	Da	Ba	Ra	RD,retire	== Da	== Ba	xx	t <sub>RCD</sub>	Figure 15
RC6	PRER	Da	Ba	Ra	NOCOP,RD,retire	/= Da	xxxx	xx	0	
RC7	PRER	Da	Ba	Ra	NOCOP	== Da	xxxx	xx	0	
RC8	PRER	Da	Ba	Ra	RD,retire	== Da	/= {Ba,Ba+1,Ba-1}	xx	0	
RC9	PRER	Da	Ba	Ra	RD,retire	== Da	== {Ba+1,Ba-1}	xx	Illegal	

Table 11: ROW-to-COL Packet Interaction - Rules



#### **COL-to-COL Packet Interaction**




Figure 8: COL-to-COL Packet Interaction- Timing

Figure 8 shows three arbitrary packets on the COL pins. Packets "b" and "c" must be separated by an interval  $t_{CCDELAY}$  which depends upon the command and address values in all three packets. Table 12 summarizes the  $t_{CCDELAY}$  values for all possible cases.

Cases CC1 through CC5 summarize the rules for every situation other than the case when COPb is a WR command and COPc is a RD command. In CC3, when a RD command is followed by a WR command, a gap of t<sub>CAC</sub>-t<sub>CWD</sub> must be inserted between the two COL packets. See Figure 4 for more explanation of why this gap is needed. For cases CC1,

x..x WR

x..x

WR

WR

Db Bb

Db Bb

Db Bb

CC2, CC4, and CC5, there is no restriction (t<sub>CCDELAY</sub> is  $t_{CC}$ ).

In cases CC6 through CC10, COPb is a WR command and COPc is a RD command. The t<sub>CCDELAY</sub> value needed between these two packets depends upon the command and address in the packet with COPa. In particular, in case CC6 when there is WR-WR-RD command sequence directed to the same device, a gap will be needed between the packets with COPb and COPc. The gap will need a COLC packet with a NOCOP command directed to any device in order to force an automatic retire to take place. Figure 18 (right) provides a more detailed explanation of this case.

In case CC10, there is a RD-WR-RD sequence directed to the same device. If a prior write to the same device is unretired when COPa is issued, then a gap will be needed between the packets with COPb and COPc as in case CC6. The gap will need a COLC packet with a NOCOP command directed to any device in order to force an automatic retire to take place.

Cases CC7, CC8, and CC9 have no restriction ( $t_{\mbox{\scriptsize CCDELAY}}$  is  $t_{\mbox{\scriptsize CC}}$ ).

For the purposes of analyzing COL-to-ROW interactions, the PREC, WRA, and RDA commands of the COLC packet are equivalent to the NOCOP, WR, and RD commands. These commands also cause a precharge operation PREC to take place. This precharge may be converted to an equivalent PRER command on the ROW pins using the rules summarized in Figure 14.

Case # COPa Da Ba Ca1 COPb Cb1 COPc Вc Cc1 Example t<sub>CCDELAY</sub> CC1 NOCOP xxxx xxxxx x..x x..x Db Bb Cb1 xxxx xxxxx x..x x..x  $t_{CC}$ CC2 RD,WR Db Bb NOCOP Cb1 xxxx xxxxx x..x xxxxx x..x x..x x..x  $t_{CC}$ CC3 RD Dh Вb Cb1 WR xxxx xxxxx x..x xxxxx x..x x..x Figure 4 X..X t<sub>CC</sub>+t<sub>CAC</sub> -t<sub>CWD</sub> CC4 RD Db Bb Cb1 RD XXXX xxxxx x..x x..x xxxxx x..x x..x Figure 15  $t_{CC}$ CC5 xxxx WR Db Bb Cb1 WR xxxxx Figure 16 x..x x..x  $t_{CC}$ CC6 WR = Db x..x WR Dh Bb Cb1 RD = Db x..x x..x Figure 18  $t_{RTR}$ CC7 WR WR Db = Db Bb Cb1 RD /= Db x..x x..x x..x  $t_{CC}$ 

Cb1 RD

Cb1 RD

Cb1 RD

= Db

- Db

- Db

x..x

x..x

x..x t<sub>CC</sub>

x..x t<sub>CC</sub>

x..x

Table 12: COL-to-COL Packet Interaction - Rules



CC8

CC9

CC10

WR

RD

NOCOP

= Db

= Dh

= Db

#### **COL-to-ROW Packet Interaction**




Figure 9: COL-to-ROW Packet Interaction-Timing

Figure 9 shows arbitrary packets on the COL and ROW pins. They must be separated by an interval  $t_{CRDELAY}$  which depends upon the command and address values in the packets. Table 13 summarizes the  $t_{CRDELAY}$  value for all possible cases.

Cases CR1, CR2, CR3, and CR9 show no interaction between the COL and ROW packets, either because one of the commands is a NOP or because the packets are directed to different devices or to non-adjacent banks. Case CR4 is illegal because an already-activated bank is to be re-activated without being precharged Case CR5 is illegal because an adjacent bank can't be activated or precharged until bank Ba is precharged first.

In case CR6, the COLC packet contains a RD command, and the ROW packet contains a PRER command for the same bank. The t<sub>RDP</sub> parameter specifies the required spacing.

Likewise, in case CR7, the COLC packet causes an automatic retire to take place, and the ROW packet contains a PRER command for the same bank. The t<sub>RTP</sub> parameter specifies the required spacing.

Case CR8 is labeled "Hazardous" because a WR command should always be followed by an automatic retire before a precharge is scheduled. Figure 19 shows an example of what can happen when the retire is not able to happen before the precharge.

For the purposes of analyzing COL-to-ROW interactions, the PREC, WRA, and RDA commands of the COLC packet are equivalent to the NOCOP, WR, and RD commands. These commands also cause a precharge operation to take place. This precharge may converted to an equivalent PRER command on the ROW pins using the rules summarized in Figure 14.

A ROW packet may contain commands other than ACT or PRER. The REFA and REFP commands are equivalent to ACT and PRER for interaction analysis purposes. The interaction rules of the NAPR, PDNR, and RLXR commands are discussed in a later section.

Db Case # COPa Ba Ca1 ROPb Bb Example Da Rb t<sub>CRDELAY</sub> CR1 NOCOP Da Ba Ca1 x..x xxxxx xxxx x..x CR2 RD/WR Da Ca1 /= Da Ba x..x x..x xxxx CR3 RD/WR Ва  $= \{Ba, Ba+1, Ba-1\}$ Da Ca1 x..x == Da x..x CR4 RD/WR Da Ba Ca1 ACT == Da == {Ba} x..x Illegal RD/WR ACT CR5 Da Rа Ca1 -- Da  $= \{Ba+1,Ba-1\}$ v v Illegal PRER == Da = {Ba,Ba+1,Ba-1} CR6 RD Figure 15 Da Ba Ca1 x..x  $t_{RDP}$ CR7 Da Ba Ca1 PRER == Da == {Ba,Ba+1,Ba-1} retirea Figure 16 x..x  $t_{RTP}$ CR8 WRb Da Ba Ca1 PRER == Da == {Ba,Ba+1,Ba-1} x..x Figure 19 CR9 Da Ba Ca1 NOROP 0

Table 13: COL-to-ROW Packet Interaction - Rules



a. This is any command which permits the write buffer of device Da to retire (see Table 8). "Ba" is the bank address in the write buffer.

b. This situation is hazardous because the write buffer will be left unretired while the targeted bank is precharged. See Figure 19.

# **ROW-to-ROW Examples**

Figure 10 shows examples of some of the ROW-to-ROW packet spacings from Table 10. A complete sequence of activate and precharge commands is directed to a bank. The RR8 and RR12 rules apply to this sequence. In addition to satisfying the  $t_{RAS}$  and  $t_{RP}$  timing parameters, the separation

between ACT commands to the same bank must also satisfy the t<sub>RC</sub> timing parameter (RR4).

When a bank is activated, it is necessary for adjacent banks to remain precharged. As a result, the adjacent banks will also satisfy parallel timing constraints; in the example, the RR11 and RR3 rules are analogous to the RR12 and RR4 rules.




Figure 10: Row Packet Example

Figure 11 shows examples of the ACT-to-ACT (RR1, RR2) and ACT-to-PRER (RR5, RR6) command spacings from Table 10. In general, the commands in ROW packets may be spaced an interval  $t_{\mbox{\scriptsize PACKET}}$  apart unless they are directed to

the same or adjacent banks or unless they are a similar command type (both PRER or both ACT) directed to the same device.




Figure 11: Row Packet Example



Figure 12 shows examples of the PRER-to-PRER (RR13, RR14) and PRER-to-ACT (RR9, RR10) command spacings from Table 10. The RR15 and RR16 cases (PRER-to-PRER to same or adjacent banks) are not shown, but are similar to RR14. In general, the commands in ROW packets may be

spaced an interval  $t_{PACKET}$  apart unless they are directed to the same or adjacent banks or unless they are a similar command type (both PRER or both ACT) directed to the same device.




Figure 12: Row Packet Examples

# **Row and Column Cycle Description**

**Activate:** A row cycle begins with the activate (ACT) operation. The activation process is destructive; the act of sensing the value of a bit in a bank's storage cell transfers the bit to the sense amp, but leaves the original bit in the storage cell with an incorrect value.

**Restore:** Because the activation process is destructive, a hidden operation called restore is automatically performed. The restore operation rewrites the bits in the sense amp back into the storage cells of the activated row of the bank.

**Read/Write:** While the restore operation takes place, the sense amp may be read (RD) and written (WR) using column operations. If new data is written into the sense amp, it is automatically forwarded to the storage cells of the bank so the data in the activated row and the data in the sense amp remain identical.

**Precharge:** When both the restore operation and the column operations are completed, the sense amp and bank are precharged (PRE). This leaves them in the proper state to begin another activate operation.

**Intervals:** The activate operation requires the interval  $t_{RCD,MIN}$  to complete. The hidden restore operation requires the interval  $t_{RAS,MIN}$  -  $t_{RCD,MIN}$  to complete. Column read

and write operations are also performed during the  $t_{RAS,MIN}$  -  $t_{RCD,MIN}$  interval (if more than about four column operations are performed, this interval must be increased). The precharge operation requires the interval  $t_{RP,MIN}$  to complete.

Adjacent Banks: An RDRAM with an "s" designation (256Kx32sx16/18) indicates it contains "split banks". This means the sense amps are shared between two adjacent banks. The only exception is that sense amp 0, 15, 30, and 31 are not shared. When a row in a bank is activated, the two adjacent sense amps are connected to (associated with) that bank and are not available for use by the two adjacent banks. These two adjacent banks must remain precharged while the selected bank goes through its activate, restore, read/write, and precharge operations.

For example (referring to the block diagram of Figure 2), if bank 5 is accessed, sense amp 4/5 and sense amp 5/6 will both be loaded with one of the 512 rows (with 512 bytes loaded into each sense amp from the 1Kbyte row - 256 bytes to the DQA side and 256 bytes to the DQB side). While this row from bank 5 is being accessed, no rows may be accessed in banks 4 or 6 because of the sense amp sharing.



# **Precharge Mechanisms**

Figure 13 shows an example of precharge with the ROWR packet mechanism. The PRER command must occur a time

t<sub>RAS</sub> after the ACT command, and a time t<sub>RP</sub> before the next ACT command. This timing will serve as a baseline against which the other precharge mechanisms can be compared.




Figure 13: Precharge via PRER Command in ROWR Packet


Figure 14 (top) shows an example of precharge with a RDA command. A bank is activated with an ROWA packet on the ROW pins. Then, a series of four dualocts are read with RD commands in COLC packets on the COL pins. The fourth of these commands is a RDA, which causes the bank to automatically precharge when the final read has finished. The timing of this automatic precharge is equivalent to a PRER command in an ROWR packet on the ROW pins that is offset a time t<sub>OFFP</sub> from the COLC packet with the RDA command. The RDA command should be treated as a RD command in a COLC packet as well as a simultaneous (but offset) PRER command in an ROWR packet when analyzing interactions with other packets.

Figure 14 (middle) shows an example of precharge with a WRA command. As in the RDA example, a bank is activated with an ROWA packet on the ROW pins. Then, two dualocts are written with WR commands in COLC packets on the COL pins. The second of these commands is a WRA, which causes the bank to automatically precharge when the final write has been retired. The timing of this automatic precharge is equivalent to a PRER command in an ROWR packet on the ROW pins that is offset a time to the ROWR command should be treated as a WR command in a COLC packet that causes the automatic retire. The WRA command in an ROWR packet when analyzing interactions with other packets. Note that the automatic retire is triggered by a COLC packet a time to the ROWR with the coll calculations.

the WR command unless the second COLC contains a RD command to the same device. This is described in more detail in Figure 17.

Figure 14 (bottom) shows an example of precharge with a PREX command in an COLX packet. A bank is activated with an ROWA packet on the ROW pins. Then, a series of four dualocts are read with RD commands in COLC packets on the COL pins. The fourth of these COLC packets includes an COLX packet with a PREX command. This causes the bank to precharge with timing equivalent to a PRER command in an ROWR packet on the ROW pins that is offset a time t<sub>OFFP</sub> from the COLX packet with the PREX command.





# COLX Packet: PREX Precharge Offset




Figure 14: Offsets for Alternate Precharge Mechanisms



# **Read Transaction - Example**

Figure 15 shows an example of a read transaction. It begins by activating a bank with an ACT a0 command in an ROWA packet. A time  $t_{RCD}$  later a RD a1 command is issued in a COLC packet. Note that the ACT command includes the device, bank, and row address (abbreviated as a0) while the RD command includes device, bank, and column address (abbreviated as a1). A time  $t_{CAC}$  after the RD command the read data dualoct Q(a1) is returned by the device. Note that the packets on the ROW and COL pins use the end of the packet as a timing reference point, while the packets on the DQA/DQB pins use the beginning of the packet as a timing reference point.

A time  $t_{CC}$  after the first COLC packet on the COL pins a second is issued. It contains a RD a2 command. The a2 address has the same device and bank address as the a1 address (and a0 address), but a different column address. A time  $t_{CAC}$  after the second RD command a second read data dualoct Q(a2) is returned by the device.

Next, a PRER a3 command is issued in an ROWR packet on the ROW pins. This causes the bank to precharge so that a different row may be activated in a subsequent transaction or so that an adjacent bank may be activated. The a3 address includes the same device and bank address as the a0, a1, and a2 addresses. The PRER command must occur a time  $t_{RAS}$  or more after the original ACT command (the activation operation in any DRAM is destructive, and the contents of the selected row must be restored from the two associated sense amps of the bank during the  $t_{RAS}$  interval). The PRER command must also occur a time  $t_{RDP}$  or more after the last RD command. Note that the  $t_{RDP}$  value shown is greater than the  $t_{RDP,MIN}$  specification in Table 22. This transaction example reads two dualocts, but there is actually enough time to read three dualocts before  $t_{RDP}$  becomes the limiting parameter rather than  $t_{RAS}$ . If four dualocts were read, the packet with PRER would need to shift right (be delayed) by one  $t_{CYCLE}$  (note - this case is not shown).

Finally, an ACT b0 command is issued in an ROWR packet on the ROW pins. The second ACT command must occur a time  $t_{RC}$  or more after the first ACT command and a time  $t_{RP}$  or more after the PRER command. This ensures that the bank and its associated sense amps are precharged. This example assumes that the second transaction has the same device and bank address as the first transaction, but a different row address. Transaction b may not be started until transaction a has finished. However, transactions to other banks or other devices may be issued during transaction a.




Figure 15: Read Transaction Example



# **Write Transaction - Example**

Figure 16 shows an example of a write transaction. It begins by activating a bank with an ACT a0 command in an ROWA packet. A time t<sub>RCD</sub>-t<sub>RTR</sub> later a WR a1 command is issued in a COLC packet (note that the t<sub>RCD</sub> interval is measured to the end of the COLC packet with the first retire command). Note that the ACT command includes the device, bank, and row address (abbreviated as a0) while the WR command includes device, bank, and column address (abbreviated as a1). A time t<sub>CWD</sub> after the WR command the write data dualoct D(a1) is issued. Note that the packets on the ROW and COL pins use the end of the packet as a timing reference point, while the packet as a timing reference point.

A time  $t_{CC}$  after the first COLC packet on the COL pins a second COLC packet is issued. It contains a WR a2 command. The a2 address has the same device and bank address as the a1 address (and a0 address), but a different column address. A time  $t_{CWD}$  after the second WR command a second write data dualoct D(a2) is issued.

A time  $t_{RTR}$  after each WR command an optional COLM packet MSK (a1) is issued, and at the same time a COLC packet is issued causing the write buffer to automatically retire. See Figure 17 for more detail on the write/retire mechanism. If a COLM packet is not used, all data bytes are unconditionally written. If the COLC packet which causes

the write buffer to retire is delayed, then the COLM packet (if used) must also be delayed.

Next, a PRER a3 command is issued in an ROWR packet on the ROW pins. This causes the bank to precharge so that a different row may be activated in a subsequent transaction or so that an adjacent bank may be activated. The a3 address includes the same device and bank address as the a0, a1, and a2 addresses. The PRER command must occur a time t<sub>RAS</sub> or more after the original ACT command (the activation operation in any DRAM is destructive, and the contents of the selected row must be restored from the two associated sense amps of the bank during the t<sub>RAS</sub> interval).

A PRER a3 command is issued in an ROWR packet on the ROW pins. The PRER command must occur a time  $t_{\rm RTP}$  or more after the last COLC which causes an automatic retire.

Finally, an ACT b0 command is issued in an ROWR packet on the ROW pins. The second ACT command must occur a time  $t_{RC}$  or more after the first ACT command and a time  $t_{RP}$  or more after the PRER command. This ensures that the bank and its associated sense amps are precharged. This example assumes that the second transaction has the same device and bank address as the first transaction, but a different row address. Transaction b may not be started until transaction a has finished. However, transactions to other banks or other devices may be issued during transaction a.




Figure 16: Write Transaction Example



# Write/Retire - Examples

The process of writing a dualoct into a sense amp of an RDRAM bank occurs in two steps. The first step consists of transporting the write command, write address, and write data into the write buffer. The second step happens when the RDRAM automatically retires the write buffer (with an optional bytemask) into the sense amp. This two-step write process reduces the natural turn-around delay due to the internal bidirectional data pins.

Figure 17 (left) shows an example of this two step process. The first COLC packet contains the WR command and an address specifying device, bank and column. The write data dualoct follows a time t<sub>CWD</sub> later. This information is loaded into the write buffer of the specified device. The COLC

packet which follows a time t<sub>RTR</sub> later will retire the write buffer. The retire will happen automatically unless (1) a COLC packet is not framed (no COLC packet is present and the S bit is zero), or (2) the COLC packet contains a RD command to the same device. If the retire does not take place at time t<sub>RTR</sub> after the original WR command, then the device continues to frame COLC packets, looking for the first that is not a RD directed to itself. A bytemask MSK(a1) may be supplied in a COLM packet aligned with the COLC that retires the write buffer at time t<sub>RTR</sub> after the WR command.

The memory controller must be aware of this two-step write/retire process. Controller performance can be improved, but only if the controller design accounts for several side effects.




Figure 17: Normal Retire (left) and Retire/Read Ordering (right)

Figure 17 (right) shows the first of these side effects. The first COLC packet has a WR command which loads the address and data into the write buffer. The third COLC causes an automatic retire of the write buffer to the sense amp. The second and fourth COLC packets (which bracket the retire packet) contain RD commands with the same device, bank and column address as the original WR command. In other words, the same dualoct address that is written is read both before and after it is actually retired. The first RD returns the old dualoct value from the sense amp before it is overwritten. The second RD returns the new dualoct value that was just written.

Figure 18 (left) shows the result of performing a RD command to the same device in the same COLC packet slot that would normally be used for the retire operation. The read may be to any bank and column address; all that matters is that it is to the same device as the WR command. The

retire operation and MSK(a1) will be delayed by a time t<sub>PACKET</sub> as a result. If the RD command used the same bank and column address as the WR command, the old data from the sense amp would be returned. If many RD commands to the same device were issued instead of the single one that is shown, then the retire operation would be held off an arbitrarily long time. However, once a RD to another device or a WR or NOCOP to any device is issued, the retire will take place. Figure 18 (right) illustrates a situation in which the controller wants to issue a WR-WR-RD COLC packet sequence, with all commands addressed to the same device, but addressed to any combination of banks and columns.



# Write/Retire Examples - continued

The RD will prevent a retire of the first WR from automatically happening. But the first dualoct D(a1) in the write buffer will be overwritten by the second WR dualoct D(b1) if the RD command is issued in the third COLC packet.

Therefore, it is required in this situation that the controller issue a NOCOP command in the third COLC packet, delaying the RD command by a time of  $t_{\rm PACKET}$ . This situation is explicitly shown in Table 12 for the cases in which  $t_{\rm CCDELAY}$  is equal to  $t_{\rm RTR}$ .




Figure 18: Retire Held Off by Read (left) and Controller Forces WWR Gap (right)

Figure 19 shows a possible result when a retire is held off for a long time (an extended version of Figure 18-left). After a WR command, a series of six RD commands are issued to the same device (but to any combination of bank and column addresses). In the meantime, the bank Ba to which the WR command was originally directed is precharged, and a different row Rc is activated. When the retire is automatically performed, it is made to this new row, since the write

buffer only contains the bank and column address, not the row address. The controller can insure that this doesn't happen by never precharging a bank with an unretired write buffer. Note that in a system with more than one RDRAM, there will never be more than two RDRAMs with unretired write buffers. This is because a WR command issued to one device automatically retires the write buffers of all other devices written a time t<sub>RTR</sub> before or earlier.




Figure 19: Retire Held Off by Reads to Same Device, Write Buffer Retired to New Row



# **Interleaved Write - Example**

Figure 20 shows an example of an interleaved write transaction. Transactions similar to the one presented in Figure 16 are directed to non-adjacent banks of a single RDRAM. This allows a new transaction to be issued once every  $t_{RR}$  interval rather than once every  $t_{RC}$  interval (four times more often). The DQ data pin efficiency is 100% with this sequence.

With two dualocts of data written per transaction, the COL, DQA, and DQB pins are fully utilized. Banks are precharged

using the WRA autoprecharge option rather than the PRER command in an ROWR packet on the ROW pins.

In this example, the first transaction is directed to device Da and bank Ba. The next three transactions are directed to the same device Da, but need to use different, non-adjacent banks Bb, Bc, Bd so there is no bank conflict. The fifth transaction could be redirected back to bank Ba without interference, since the first transaction would have completed by then ( $t_{RC}$  has elapsed). Each transaction may use any value of row address (Ra, Rb, ...) and column address (Ca1, Ca2, Cb1, Cb2, ...).




Figure 20: Interleaved Write Transaction with Two Dualoct Data Length

### **Interleaved Read - Example**

Figure 21 shows an example of interleaved read transactions. Transactions similar to the one presented in Figure 15 are directed to non-adjacent banks of a single RDRAM. The address sequence is identical to the one used in the previous write example. The DQ data pins efficiency is also 100%. The only difference with the write example (aside from the use of the RD command rather than the WR command) is the use of the PREX command in a COLX packet to precharge the banks rather than the RDA command. This is done because the PREX is available for a readtransaction but is not available for a masked write transaction.

# Interleaved RRWW - Example

Figure 22 shows a steady-state sequence of 2-dualoct RD/RD/WR/WR.. transactions directed to non-adjacent banks of a single RDRAM. This is similar to the interleaved write and read examples in Figure 20 and Figure 21 except

that bubble cycles need to be inserted by the controller at read/write boundaries. The DQ data pin efficiency for the example in Figure 22 is 32/42 or 76%. If there were more RDRAMs on the Channel, the DQ pin efficiency would approach 32/34 or 94% for the two-dualoct RRWW sequence (this case is not shown).

In Figure 22, the first bubble type  $t_{CBUB1}$  is inserted by the controller between a RD and WR command on the COL pins. This bubble accounts for the round-trip propagation delay that is seen by read data, and is explained in detail in Figure 4. This bubble appears on the DQA and DQB pins as  $t_{DBUB1}$  between a write data dualoct D and read data dualoct Q. This bubble also appears on the ROW pins as  $t_{RBUB1}$ .






Figure 21: Interleaved Read Transaction with Two Dualoct Data Length

The second bubble type  $t_{CBUB2}$  is inserted (as a NOCOP command) by the controller between a WR and RD command on the COL pins when there is a WR-WR-RD sequence to the same device. This bubble enables write data to be retired from the write buffer without being lost, and is

explained in detail in Figure 18. There would be no bubble if address c0 and address d0 were directed to different devices. This bubble appears on the DQA and DQB pins as  $t_{\rm DBUB2}$  between a write data dualoct D and read data dualoct Q. This bubble also appears on the ROW pins as  $t_{\rm RBUB2}$ .




Figure 22: Interleaved RRWW Sequence with Two Dualoct Data Length



# **Control Register Transactions**

The RDRAM has two CMOS input pins SCK and CMD and two CMOS input/output pins SIO0 and SIO1. These provide serial access to a set of control registers in the RDRAM. These control registers provide configuration information to the controller during the initialization process. They also allow an application to select the appropriate operating mode of the RDRAM.

SCK (serial clock) and CMD (command) are driven by the controller to all RDRAMs in parallel. SIO0 and SIO1 are connected (in a daisy chain fashion) from one RDRAM to the next. In normal operation, the data on SIO0 is repeated on SIO1, which connects to SIO0 of the next RDRAM (the data is repeated from SIO1 to SIO0 for a read data packet). The controller connects to SIO0 of the first RDRAM.




Figure 23: Serial Write (SWR) Transaction to Control Register

Write and read transactions are each composed of four packets, as shown in Figure 23 and Figure 24. Each packet consists of 16 bits, as summarized in Table 14 and Table 15. The packet bits are sampled on the falling edge of SCK. A transaction begins with a SRQ (Serial Request) packet. This packet is framed with a 11110000 pattern on the CMD input (note that the CMD bits are sampled on both the falling edge and the rising edge of SCK). The SRQ packet contains the SOP3..SOP0 (Serial Opcode) field, which selects the transaction type. The SDEV5..SDEV0 (Serial Device address) selects one of the 32 RDRAMs. If SBC (Serial Broadcast) is set, then all RDRAMs are selected. The SA (Serial Address)

packet contains a 12 bit address for selecting a control register.

A write transaction has a SD (Serial Data) packet next. This contains 16 bits of data that is written into the selected control register. A SINT (Serial Interval) packet is last, providing some delay for any side-effects to take place. A read transaction has a SINT packet, then a SD packet. This provides delay for the selected RDRAM to access the control register. The SD read data packet travels in the opposite direction (towards the controller) from the other packet types. The SCK cycle time will accomodate the total delay.




Figure 24: Serial Read (SRD) Transaction Control Register



# **Control Register Packets**

Table 14 summarizes the formats of the four packet types for control register transactions. Table 15 summarizes the fields that are used within the packets.

Figure 25 shows the transaction format for the SETR, CLRR, and SETF commands. These transactions consist of a single SRQ packet, rather than four packets like the SWR and SRD commands. The same framing sequence on the CMD input is used, however. These commands are used during initialization prior to any control register read or write transactions.




Figure 25: SETR, CLRR, SETF Transaction

**Table 14: Control Register Packet Formats** 

SCK Cycle	SIO0 or SIO1 for SRQ	SIO0 or SIO1 for SA	SIO0 or SIO1 for SINT	SIO0 or SIO1 for SD	SCK Cycle	SIO0 or SIO1 for SRQ	SIO0 or SIO1 for SA	SIO0 or SIO1 for SINT	SIO0 or SIO1 for SD
0	rsrv	rsrv	0	SD15	8	SOP1	SA7	0	SD7
1	rsrv	rsrv	0	SD14	9	SOP0	SA6	0	SD6
2	rsrv	rsrv	0	SD13	10	SBC	SA5	0	SD5
3	rsrv	rsrv	0	SD12	11	SDEV4	SA4	0	SD4
4	rsrv	SA11	0	SD11	12	SDEV3	SA3	0	SD3
5	SDEV5	SA10	0	SD10	13	SDEV2	SA2	0	SD2
6	SOP3	SA9	0	SD9	14	SDEV1	SA1	0	SD1
7	SOP2	SA8	0	SD8	15	SDEV0	SA0	0	SD0

**Table 15: Field Description for Control Register Packets** 

Field	Description				
rsrv	Reserved. Should be driven as "0" by controller.				
SOP3SOP0	0000 - SRD. Serial read of control register {SA11SA0} of RDRAM {SDEV5SDEV0}.				
	0001 - SWR. Serial write of control register {SA11SA0} of RDRAM {SDEV5SDEV0}.				
	0010 - SETR. Set Reset bit, all control registers assume their reset values. a 16 t <sub>SCYCLE</sub> delay until CLRR command.				
	0100 - SETF. Set fast (normal) clock mode. 4 t <sub>SCYCLE</sub> delay until next command.				
	1011 - CLRR. Clear Reset bit, all control registers retain their reset values. 4 t <sub>SCYCLE</sub> delay until next command.				
	1111 - NOP. No serial operation.				
	0011, 0101-1010, 1100-1110 - RSRV. Reserved encodings.				
SDEV5SDEV0	Serial device. Compared to SDEVID5SDEVID0 field of INIT control register field to select the RDRAM to which the transaction is directed.				
SBC	Serial broadcast. When set, RDRAMs ignore {SDEV5SDEV0} for RDRAM selection.				
SA11SA0	Serial address. Selects which control register of the selected RDRAM is read or written.				
SD15SD0	Serial data. The 16 bits of data written to or read from the selected control register of the selected RDRAM.				

a. The SETR and CLRR commands must always be applied in two successive transactions to RDRAMs; i.e. they may not be used in isolation. This is called "SETR/CLRR Reset".



#### Initialization




Figure 26: SIO Reset Sequence

Initialization refers to the process that a controller must go through after power is applied to the system or the system is reset. The controller prepares the RDRAM sub-system for normal Channel operation by using a sequence of control register transactions on the serial CMOS pins. The following steps outline the sequence seen by the various memory subsystem components (including the RDRAM components) during initialization. This sequence is available in the form of reference code.

- **1.0 Start Clocks** This step calculates the proper clock frequencies for PClk (controller logic), SynClk (RAC block), RefClk (DRCG component), CTM (RDRAM component), and SCK (SIO block).
- **2.0 RAC Initialization** This step causes the INIT block to generate a sequence of pulses which resets the RAC, performs RAC maintainance operations, and measures timing intervals in order to ensure clock stability.
- **3.0 RDRAM Initialization** This stage performs most of the steps needed to initialize the RDRAMs. The rest are performed in stages 5.0, 6.0, and 7.0. All of the Steps in 3.0 are carried out through the SIO block interface.
  - o **3.1/3.2 SIO Reset** This reset operation is performed before any SIO control register read or write transactions. It clears six registers (TEST34, CCA, CCB, SKIP, TEST78, and TEST79) and places the INIT register into a special state (all bits cleared except SRP and SDEVID fields are set to ones).
  - o **3.3 Write TEST77 Register** The TEST77 register must be explicitly written with zeros before any other registers are read or written.
  - o **3.4 Write TCYCLE Register** The TCYCLE register is written with the cycle time tCYCLE of the CTM clock

(for Channel and RDRAMs) in units of 64ps. The tCYCLE value is determined in stage 1.0.

- o **3.5 Write SDEVID Register** The SDEVID (serial device identification) register of each RDRAM is written with a unique address value so that directed SIO read and write transactions can be performed. This address value increases from 0 to 31 according to the distance an RDRAM is from the ASIC component on the SIO bus ( the closest RDRAM is address 0).
- o **3.6 Write DEVID Register** The DEVID (device identification) register of each RDRAM is written with a unique address value so that directed memory read and write transactions can be performed. This address value increases from 0 to 31. The DEVID value is not necessarily the same as the SDEVID value. RDRAMs are sorted into regions of the same core configuration (number of bank, row, and column address bits and core type).
- o **3.7 Write PDNX, PDNXA Registers** The PDNX and PDNXA registers are written with values that are used to measure the timing intervals connected with an exit from the PDN (powerdown) power state.
- o 3.8 Write NAPX Register The NAPX register is written with values that are used to measure the timing intervals connected with an exit from the NAP power state.
- o **3.9 Write TPARM Register** The TPARM register is written with values which determine the time interval between a COL packet with a memory read command and the Q packet with the read data on the Channel. The values written set each RDRAM to the minimum value permitted for the system. This will be adjusted later in stage 6.0.
- o **3.10 Write TCDLY1 Register** The TCDLY1 register is written with values which determine the time interval between a COL packet with a memory read command and the Q packet with the read data on the Channel. The values written set each RDRAM to the minimum value permitted for the system. This will be adjusted later in stage 6.0.
- o **3.11 Write TFRM Register** The TFRM register is written with a value that is related to the  $t_{RCD}$  parameter for the system. The  $t_{RCD}$  parameter is the time interval between a ROW packet with an activate command and the COL packet with a read or write command.
- o **3.12 SETR/CLRR** Each RDRAM is given a SETR command and a CLRR command through the SIO block. This sequence performs a second reset operation on the RDRAMs.



- o 3.13 Write CCA and CCB Register These registers are written with a value halfway between their minimum and maximum values. This shortens the time needed for the RDRAMs to reach their steady-state current control values in stage 5.0.
- o **3.14 Powerdown Exit** The RDRAMs are in the PDN power state at this point. A broadcast PDNExit command is performed by the SIO block to place the RDRAMs in the RLX (relax) power state in which they are ready to receive ROW packets.
- o **3.15 SETF** Each RDRAM is given a SETF command through the SIO block. One of the operations performed by this step is to generate a value for the AS (autoskip) bit in the SKIP register and fix the RDRAM to a particular read domain.
- **4.0 Controller Configuration** This stage initializes the controller block. Each step of this stage will set a field of the ConfigRMC[63:0] bus to the appropriate value. Other controller implementations will have similar initialization requirements, and this stage may be used as a guide.
- o **4.1 Initial Read Data Offsets** The configRMC bus is written with a value which determines the time interval between a COL packet with a memory read command and the Q packet with the read data on the Channel. The value written sets RMC.d1 to the minimum value permitted for the system. This will be adjusted later in stage 6.0.
- o **4.2 Configure Row/Column Timing** This step determines the values of the  $t_{RAS,MIN}$ ,  $t_{RP,MIN}$ ,  $t_{RC,MIN}$ ,  $t_{RC,MIN}$ ,  $t_{RC,MIN}$ , and  $t_{PP,MIN}$  RDRAM timing parameters that are present in the system. The ConfigRMC bus is written with values that will be compatible with all RDRAM devices that are present.
- o **4.3 Set Refresh Interval** This step determines the values of the  $t_{REF,MAX}$  RDRAM timing parameter that are present in the system. The ConfigRMC bus is written with a value that will be compatible with all RDRAM devices that are present.
- o **4.4 Set Current Control Interval** This step determines the values of the t<sub>CCTRL,MAX</sub> RDRAM timing parameter that are present in the system. The ConfigRMC bus is written with value that will be compatible with all RDRAM devices that are present.
- o **4.5 Set Slew Rate Control Interval** This step determines the values of the t<sub>TEMP,MAX</sub> RDRAM timing parameter that are present in the system. The ConfigRMC bus is written with a value that will be compatible with all RDRAM devices that are present.

- o **4.6 Set Bank/Row/Col Address Bits** This step determines the number of RDRAM bank, row, and column address bits that are present in the system. It also determines the RDRAM core types (independent, doubled, or split) that are present. The ConfigRMC bus is written with a value that will be compatible with all RDRAM devices that are present.
- **5.0 RDRAM Current Control** This step causes the INIT block to generate a sequence of pulses which performs RDRAM maintenance operations.
- **6.0 RDRAM Core, Read Domain Initialization -** This stage completes the RDRAM initialization
  - o **6.1 RDRAM Core Initialization** A sequence of 192 memory refresh transactions is performed in order to place the cores of all RDRAMs into the proper operating state.
  - o **6.2 RDRAM Read Domain Initialization** A memory write and memory read transaction is performed to each RDRAM to determine which read domain each RDRAM occupies. The programmed delay of each RDRAM is then adjusted so the total RDRAM read delay (propagation delay plus programmed delay) is constant. The TPARM and TCDLYI registers of each RDRAM are rewritten with the appropriate read delay values. The ConfigRMC bus is also rewritten with an updated value.
- **7.0 Other RDRAM Register Fields -** This stage rewrites the INIT register with the final values of the LSR,NSR, and PSR fields.

In essence, the controller must read all the read-only configuration registers of all RDRAMs (or it must read the SPD device present on each RIMM), it must process this information, and then it must write all the read-write registers to place the RDRAMs into the proper operating mode.

Initialization Note [1]: During the initialization process, it is necessary for the controller to perform 128 current control operations (3xCAL, 1xCAL/SAM) and one temperature calibrate operation (TCEN/TCAL) after reset or after power-down (PDN)exit.

Initialization Note [2]: There are two classes of 64/72Mbit RDRAM. They are distinguished by the "S28IECO" bit in the SPD. The behavior of the RDRAM at initialization is slightly different for the two types:

S28IECO=0: Upon powerup the device enters ATTN state. The serial operations SETR, CLRR and SETF are performed without requiring a SDEVID match of the SBC bit (broadcast) to be set.



S28IECO=1: Upon powerup the device enters PDN state. The serial operations SETR, CLRR, and SETF require a SDEVID match.

See the document detailing the reference initialization procedure for more information on how to handle this in a system.

Initialization Note [3]: After the step of equalizing the total read delay of each RDRAM has been completed (i.e. after the TCDLY0 and TCDLY1 fields have been written for the final time), a single final memory read transaction should be made to each RDRAM in order to ensure that the output pipeline stages have been cleared.

Initialization Note [4]: The SETF command (in the serial SRQ packet) should only be issued once during the Initialization process, as should the SETR and CLRR commands.

Initialization Note [5]: The CLRR command (in the serial SRQ packet) leaves some of the contents of the memory core in an indeterminate state.

# Control Register Summary

Table 16 summarizes the RDRAM control registers. Detail is provided for each control register in Figure 27 through Figure 43. Read-only bits which are shaded gray are unused and return zero. Read-write bits which are shaded gray are reserved and should always be written with zero. The RIMM SPD Application Note describes additional read-only configuration registers which are present on Direct RIMMs. The state of the register fields are potentially affected by the IO Reset operation or the SETR/CLRR operation. This is indicated in the text accompanying each register diagram.

**Table 16: Control Register Summary** 

SA11SA0	Register	Field	read-write/ read-only	Description		
		SDEVID	read-write, 6 bits	Serial device ID. Device address for control register read/write.		
		PSX	read-write, 1 bit	Power select exit. PDN/NAP exit with device addr on DQA50.		
		SRP	read-write, 1 bit	SIO repeater. Used to initialize RDRAM.		
		NSR	read-write, 1 bit	NAP self-refresh. Enables self-refresh in NAP mode.		
		PSR	read-write, 1 bit	PDN self-refresh. Enables self-refresh in PDN mode.		
		LSR	read-write, 1 bit	Low power self-refresh. Enables low power self-refresh.		
		TEN	read-write, 1 bit	Temperature sensing enable.		
		TSQ	read-write, 1 bit	Temperature sensing output.		
		DIS	read-write, 1 bit	RDRAM disable.		
022 <sub>16</sub>	TEST34	TEST34	read-write, 16 bits	Test register. Do not read or write after SIO reset.		
023 <sub>16</sub>	CNFGA	REFBIT	read-only, 3 bit	Refresh bank bits. Used for multi-bank refresh.		
		DBL	read-only, 1 bit	Double. Specifies doubled-bank architecture		
		MVER	read-only, 6 bit	Manufacturer version. Manufacturer identification number.		
		PVER	read-only, 6 bit	Protocol version. Specifies version of Direct protocol supported.		
024 <sub>16</sub>	CNFGB	BYT	read-only, 1 bit	Byte. Specifies an 8-bit or 9-bit byte size.		
		DEVTYP	read-only, 3 bit	Device type. Device can be RDRAM or some other device category.		
		SPT	read-only, 1 bit	Split-core. Each core half is an individual dependent core.		
		CORG	read-only, 6 bit	Core organization. Bank, row, column address field sizes.		
		SVER	read-only, 6 bit	Stepping version. Mask version number.		
040 <sub>16</sub>	DEVID	DEVID	read-write, 5 bits	Device ID. Device address for memory read/write.		
041 <sub>16</sub>	REFB	REFB	read-write, 4 bits	Refresh bank. Next bank to be refreshed by self-refresh.		
042 <sub>16</sub>	REFR	REFR	read-write, 9 bits	Refresh row. Next row to be refreshed by REFA, self-refresh.		
043 <sub>16</sub>	CCA	CCA	read-write, 7 bits	Current control A. Controls I <sub>OL</sub> output current for DQA.		
		ASYMA	read-write, 2 bits	Asymmetry control. Controls asymmetry of $V_{OL}/V_{OH}$ swing for DQA.		
044 <sub>16</sub>	ССВ	ССВ	read-write, 7 bits	Current control B. Controls I <sub>OL</sub> output current for DQB.		
		ASYMB	read-write, 2 bits	Asymmetry control. Controls asymmetry of $V_{\rm OL}/V_{\rm OH}$ swing for DQB.		



**Table 16: Control Register Summary** 

SA11SA0	Register	Field	read-write/ read-only	Description	
045 <sub>16</sub>	NAPX	NAPXA	read-write, 5 bits	NAP exit. Specifies length of NAP exit phase A.	
		NAPX	read-write, 5 bits	NAP exit. Specifies length of NAP exit phase A + phase B.	
		DQS	read-write, 1 bits	DQ select. Selects CMD framing for NAP/PDN exit.	
046 <sub>16</sub>	PDNXA	PDNXA	read-write, 13 bits	PDN exit. Specifies length of PDN exit phase A.	
047 <sub>16</sub>	PDNX	PDNX	read-write, 13 bits	PDN exit. Specifies length of PDN exit phase A + phase B.	
048 <sub>16</sub>	TPARM	TCAS	read-write, 2 bits	t <sub>CAS-C</sub> core parameter. Determines t <sub>OFFP</sub> datasheet parameter.	
		TCLS	read-write, 2 bits	t <sub>CLS-C</sub> core parameter. Determines t <sub>CAC</sub> and t <sub>OFFP</sub> parameters.	
		TCDLY0	read-write, 3 bits	t <sub>CDLY0-C</sub> core parameter. Programmable delay for read data.	
049 <sub>16</sub>	TFRM	TFRM	read-write, 4 bits	t <sub>FRM-C</sub> core parameter. Determines ROW-COL packet framing interval.	
04a <sub>16</sub>	TCDLY1	TCDLY1	read-write, 3 bits	t <sub>CDLY1-C</sub> core parameter. Programmable delay for read data.	
04b <sub>16</sub>	SKIP	AS	read, 1 bit	Auto Skip value established by the SETF command.	
		MSE	read-write, 1 bit	Manual Skip Enable. Allows the MS value to override the AS value.	
		MS	read-write, 1 bit	Manual Skip value.	
04c <sub>16</sub>	TCYCLE	TCYCLE	read-write, 14 bits	t <sub>CYCLE</sub> datasheet parameter. Specifies cycle time in 64ps units.	
04d <sub>16</sub>	TEST77	TEST77	read-write, 16 bits	Test register. Write with zero after SIO reset.	
04e <sub>16</sub>	TEST78	TEST78	read-write, 16 bits	Test register. Do not read or write after SIO reset.	
04f <sub>16</sub>	TEST79	TEST79	read-write, 16 bits	Test register. Do not read or write after SIO reset.	
080 <sub>16</sub> - 0ff <sub>16</sub>	reserved	reserved	vendor-specific	Vendor-specific test registers. Do not read or write after SIO reset.	






Figure 27: INIT Register




Figure 28: CNFGA Register






Figure 29: CNFGB Register




Figure 30: TEST Register






Figure 31: DEVID Register





REFB4..REFB0 is the bank that will be refreshed next during self-refresh. REFB4..0 is incremented after each self-refresh activate and precharge operation pair.

Refresh Bank register.



Read/write register.


Reset value is zero (from SETR/CLRR).

Refresh Row register.

REFR8..REFR0 is the row that will be refreshed next by the REFA command or by self-refresh. REFR8..0 is incremented when BR4..0=11111 for the REFA command. REFR8..0 is incremented when REFB4..0=11111 for self-refresh.

Figure 32: REFB Register


Figure 34: REFR Register



Read/write register.

Reset value is zero (SETR/CLRR or SIO Reset). CCA6..CCA0 - Current Control A. Controls the  $I_{OL}$  output current for the DQA8..DQA0 pins.

ASYMA0 control the asymmetry of the  $V_{OL}/V_{OH}$  voltage swing about the  $V_{REF}$  reference voltage for the DQA8.0 pins.



Read/write register.

Reset value is zero (SETR/CLRR or SIO Reset). CCB6..CCB0 - Current Control B. Controls the  $\rm I_{OL}$  output current for the DQB8..DQB0 pins.

ASYMB0 control the asymmetry of the  $V_{OL}/V_{OH}$  voltage swing about the  $V_{REF}$  reference voltage for the DOB8.0 pins.

Figure 33: CCA Register

Figure 35: CCB Register






Figure 36: NAPX Register




Figure 37: PDNXA Register





Figure 38: PDNX Register

Note - only PDNX2..0 are implemented. Note -  $t_{SCYCLE}$  is  $t_{CYCLE1}$  (SCK cycle time).





Read/write register.

Reset value is undefined.

TCAS1..0 - Specifies the  $t_{CAS-C}$  core parameter in  $t_{CYCLE}$  units. This should be "10" (2• $t_{CYCLE}$ ).

TCLS1..0 - Specifies the  $t_{CLS-C}$  core parameter in  $t_{CYCLE}$  units. Should be "10" (2• $t_{CYCLE}$ ).

TCDLY0 - Specifies the  $t_{CDLY0-C}$  core parameter in  $t_{CYCLE}$  units. This adds a programmable delay to Q (read data) packets, permitting round trip read delay to all devices to be equalized. This field may be written with the values "011" (3• $t_{CYCLE}$ ) through "101" (5• $t_{CYCLE}$ ).

The equations relating the core parameters to the datasheet parameters follow:

$$t_{\text{CAS-C}} = 2 \bullet t_{\text{CYCLE}}$$

$$t_{\text{CLS-C}} = 2 \cdot t_{\text{CYCLE}}$$

$$t_{CPS-C} = 1 \cdot t_{CYCLE}$$
 Not programmable

$$t_{OFFP} = t_{CPS-C} + t_{CAS-C} + t_{CLS-C} - 1 \bullet t_{CYCLE}$$
  
=  $4 \bullet t_{CYCLE}$ 

$$\begin{aligned} t_{\text{RCD}} &= t_{\text{RCD-C}} + 1 \bullet t_{\text{CYCLE}} - t_{\text{CLS-C}} \\ &= t_{\text{RCD-C}} - 1 \bullet t_{\text{CYCLE}} \end{aligned}$$

$$t_{CAC} = 3 \bullet t_{CYCLE} + t_{CLS-C} + t_{CDLY0-C} + t_{CDLY1-C}$$
  
(see table below for programming ranges)

TCDLY0	t <sub>CDLY0-C</sub>	TCDLY1	t <sub>CDLY1-C</sub>	$t_{CAC}$
011	34 CYCLE	000	0•t <sub>CYCLE</sub>	8•t <sub>CYCLE</sub>
011	34 CYCLE	001	1•t <sub>CYCLE</sub>	9•t <sub>CYCLE</sub>
011	34 CYCLE	010	2•t <sub>CYCLE</sub>	10•t <sub>CYCLE</sub>
100	44 CYCLE	010	2•t <sub>CYCLE</sub>	11•t <sub>CYCLE</sub>
101	5⁴ CYCLE	010	2•t <sub>CYCLE</sub>	12•t <sub>CYCLE</sub>

Figure 39: TPARM Register




Read/write register.

Reset value is undefined.

TFRM3..0 - Specifies the position of the framing point in  $t_{CYCLE}$  units. This value must be greater than or equal to the  $t_{FRM,MIN}$  parameter. This is the minimum offset between a ROW packet (which places a device at ATTN) and the first COL packet (directed to that device) which must be framed. This field may be written with the values "0111" ( $7 \bullet t_{CYCLE}$ ) through "1010" ( $10 \bullet t_{CYCLE}$ ). TFRM is usually set to the value which matches the largest  $t_{RCD,MIN}$  parameter (modulo  $4 \bullet t_{CYCLE}$ ) that is present in an RDRAM in the memory system. Thus, if an RDRAM with  $t_{RCD,MIN} = 9 \bullet t_{CYCLE}$  were present, then TFRM would be programmed to  $9 \bullet t_{CYCLE}$ .

Figure 40: TFRM Register




Read/write register.

Reset value is undefined.

TCDLY1 - Specifies the value of the  $t_{CDLY1-C}$  core parameter in  $t_{CYCLE}$  units. This adds a programmable delay to Q (read data) packets, permitting round trip read delay to all devices to be equalized. This field may be written with the values "000" (0 $\bullet t_{CYCLE}$ ) through "010" (2 $\bullet t_{CYCLE}$ ). Refer to Figure 39 for more details.

Figure 41: TRDLY Register






Reset value is zero (SIO Reset).

AS - Autoskip. Read-only value determined by autoskip circuit and stored when SETF serial command is received by RDRAM during initialization. In figure 58, AS=1 corresponds to the early Q(a1) packet and AS=0 to the Q(a1) packet one t<sub>CYCLE</sub> later for the four uncertain cases.

MSE - Manual skip enable (0=auto, 1=manual). MS - Manual skip (MS must be 1 when MSE=1).> During initialization, the RDRAMs at the furthest point in the fifth read domain may have selected the AS=0 value, placing them at the closest point in a sixth read domain. Setting the MSE/MS fields to 1/1 overrides the autoskip value and returns them to the furthest point of the fifth read domain.

Figure 42: SKIP Register



TEST77 must be written with zero after SIO reset. These registers must only be used for testing purposes.

Figure 43: TEST Registers




Figure 44: TCYCLE Register



#### **Power State Management**

Table 17 summarizes the power states available to a Direct RDRAM. In general, the lowest power states have the longest operational latencies. For example, the relative power levels of PDN state and STBY state have a ratio of about 1:110, and the relative access latencies to get read data have a ratio of about 250:1.

PDN state is the lowest power state available. The information in the RDRAM core is usually maintained with self-refresh; an internal timer automatically refreshes all rows of all banks. PDN has a relatively long exit latency because the

TCLK/RCLK block must resynchronize itself to the external clock signal.

NAP state is another low-power state in which either self-refresh or REFA-refresh are used to maintain the core. See "Refresh" on page 43 for a description of the two refresh mechanisms. NAP has a shorter exit latency than PDN because the TCLK/RCLK block maintains its synchronization state relative to the external clock signal at the time of NAP entry. This imposes a limit (t<sub>NLIMIT</sub>) on how long an RDRAM may remain in NAP state before briefly returning to STBY or ATTN to update this synchronization state.

**Table 17: Power State Summary** 

Power State	Description	Blocks consuming power	Power State	Description	Blocks consuming power
PDN	Powerdown state.	Self-refresh	NAP	Nap state. Similar to PDN except lower wake-up latency.	Self-refresh or REFA-refresh TCLK/RCLK-Nap
STBY	Standby state. Ready for ROW packets.	REFA-refresh TCLK/RCLK ROW demux receiver	ATTN	Attention state. Ready for ROW and COL packets.	REFA-refresh TCLK/RCLK ROW demux receiver COL demux receiver
ATTNR	Attention read state. Ready for ROW and COL packets. Sending Q (read data) packets.	REFA-refresh TCLK/RCLK ROW demux receiver COL demux receiver DQ mux transmitter Core power	ATTNW	Attention write state. Ready for ROW and COL packets. Ready for D (write data) packets.	REFA-refresh TCLK/RCLK ROW demux receiver COL demux receiver DQ demux receiver Core power

Figure 45 summarizes the transition conditions needed for moving between the various power states. Note that NAP and PDN have been divided into two substates (NAP-A/NAP-S and PDN-A/PDN-S) to account for the fact that a NAP or PDN exit may be made to either ATTN or STBY states.

At initialization, the SETR/CLRR Reset sequence will put the RDRAM into PDN-S state. The PDN exit sequence involves an optional PDEV specification and bits on the CMD and SIO<sub>IN</sub> pins.

Once the RDRAM is in STBY, it will move to the ATTN/ATTNR/ATTNW states when it receives a non-broadcast ROWA packet or non-broadcast ROWR packet with the ATTN command. The RDRAM returns to STBY from these three states when it receives a RLX command. Alternatively, it may enter NAP or PDN state from ATTN or STBY states with a NAPR or PDNR command in an ROWR packet. The PDN or NAP exit sequence involves an optional PDEV specification and bits on the CMD and SIO0 pins.

The RDRAM returns to the ATTN or STBY state it was originally in when it first entered NAP or PDN.


An RDRAM may only remain in NAP state for a time t<sub>NLIMIT</sub>. It must periodically return to ATTN or STBY.

The NAPRC command causes a napdown operation if the RDRAM's NCBIT is set. The NCBIT is not directly visible. It is undefined on reset. It is set by a NAPR command to the RDRAM, and it is cleared by an ACT command to the RDRAM. It permits a controller to manage a set of RDRAMs in a mixture of power states.

STBY state is the normal idle state of the RDRAM. In this state all banks and sense amps have usually been left precharged and ROWA and ROWR packets on the ROW pins are being monitored. When a non-broadcast ROWA packet or non-broadcast ROWR packet (with the ATTN command) packet addressed to the RDRAM is seen, the RDRAM enters ATTN state (see the right side of Figure 46). This requires a time t<sub>SA</sub> during which the RDRAM activates the specified row of the specified bank. A time TFRM•t<sub>CYCLE</sub> after the ROW packet, the RDRAM will be



able to frame COL packets (TFRM is a control register field - see Figure 40). Once in ATTN state, the RDRAM will automatically transition to the ATTNW and ATTNR states as it receives WR and RD commands.



SETR/CLRR - SETR/CLRR Reset sequence in SRQ packets

PDNR - PDNR command in ROWR packet

NAPR - NAPR command in ROWR packet RLXR - RLX command in ROWR packet

RLX - RLX command in ROWR,COLC,COLX packets SIO0 - SIO0 input value

PDEV.CMD - (PDEV=DEVID)(CMD=01)

ATTN - ROWA packet (non-broadcast) or ROWR packet (non-broadcast) with ATTN command

Figure 45: Power State Transition Diagram

Once the RDRAM is in ATTN, ATTNW, or ATTNR states, it will remain there until it is explicitly returned to the STBY state with a RLX command. A RLX command may be given in an ROWR, COLC, or COLX packet (see the left side of Figure 46). It is usually given after all banks of the RDRAM have been precharged; if other banks are still activated, then the RLX command would probably not be given.

If a broadcast ROWA packet or ROWR packet (with the ATTN command) is received, the RDRAM's power state doesn't change. If a broadcast ROWR packet with RLXR command is received, the RDRAM goes to STBY.

Figure 47 shows the NAP entry sequence (left). NAP state is entered by sending a NAPR command in a ROW packet. A time t<sub>ASN</sub> is required to enter NAP state (this specification is

provided for power calculation purposes). The clock on CTM/CFM must remain stable for a time t<sub>CD</sub> after the NAPR command.

The RDRAM may be in ATTN or STBY state when the NAPR command is issued. When NAP state is exited, the RDRAM will return to the original starting state (ATTN or STBY). If it is in ATTN state and a RLXR command is specified with NAPR, then the RDRAM will return to STBY state when NAP is exited.

Figure 47 also shows the PDN entry sequence (right). PDN state is entered by sending a PDNR command in a ROW packet. A time t<sub>ASP</sub> is required to enter PDN state (this specification is provided for power calculation purposes). The clock on CTM/CFM must remain stable for a time t<sub>CD</sub> after the PDNR command.

The RDRAM may be in ATTN or STBY state when the PDNR command is issued. When PDN state is exited, the RDRAM will return to the original starting state (ATTN or STBY). If it is in ATTN state and a RLXR command is specified with PDNR, then the RDRAM will return to STBY state when PDN is exited. The current- and slew-rate-control levels are re-established.

The RDRAM's write buffer must be retired with the appropriate COP command before NAP or PDN are entered. Also, all the RDRAM's banks must be precharged before NAP or PDN are entered. The exception to this is if NAP is entered with the NSR bit of the INIT register cleared (disabling selfrefresh in NAP). The commands for relaxing, retiring, and precharging may be given to the RDRAM as late as the ROPa0, COPa0, and XOPa0 packets in Figure 47. No broadcast packets nor packets directed to the RDRAM entering Nap or PDN may overlay the quiet window. This window extends for a time t<sub>NPO</sub> after the packet with the NAPR or PDNR command.

Figure 48 shows the NAP and PDN exit sequences. These sequences are virtually identical; the minor differences will be highlighted in the following description.

Before NAP or PDN exit, the CTM/CFM clock must be stable for a time  $t_{\text{CE}}$ . Then, on a falling and rising edge of SCK, if there is a "01" on the CMD input, NAP or PDN state will be exited. Also, on the falling SCK edge the SIO0 input must be at a 0 for NAP exit and 1 for PDN exit.

If the PSX bit of the INIT register is 0, then a device PDEV5..0 is specified for NAP or PDN exit on the DQA5..0 pins. This value is driven on the rising SCK edge 0.5 or 1.5 SCK cycles after the original falling edge, depending upon the value of the DQS bit of the NAPX register. If the PSX bit of the INIT register is 1, then the RDRAM ignores the



PDEV5..0 address packet and exits NAP or PDN when the wake-up sequence is presented on the CMD wire. The ROW and COL pins must be quiet at a time  $t_{\rm S4}/t_{\rm H4}$  around the indicated falling SCK edge (timed with the PDNX or NAPX register fields). After that, ROW and COL packets may be directed to the RDRAM which is now in ATTN or STBY state.

Figure 49 shows the constraints for entering and exiting NAP and PDN states. On the left side, an RDRAM exits NAP state at the end of cycle  $T_3$ . This RDRAM may not reenter NAP or PDN state for an interval of  $t_{\rm NU0}$ . The RDRAM enters NAP state at the end of cycle  $T_{13}$ . This RDRAM may not re-exit NAP state for an interval of  $t_{\rm NU1}$ . The equations for these two parameters depend upon a number of factors, and are shown at the bottom of the figure. NAPX is the value in the NAPX field in the NAPX register.





Figure 46: STBY Entry (left) and STBY Exit (right)




ual) WALT DIV CAR will be to the same ATTIVOTDT state the KDRAW was in prior to WALT DIV CHETY

Figure 47: NAP Entry (left) and PDN Entry (right)

On the right side of Figure 49, an RDRAM exits PDN state at the end of cycle  $T_3$ . This RDRAM may not re-enter PDN or NAP state for an interval of  $t_{PU0}$ . The RDRAM enters PDN state at the end of cycle  $T_{13}$ . This RDRAM may not re-

exit PDN state for an interval of t<sub>PU1</sub>. The equations for these two parameters depend upon a number of factors, and are shown at the bottom of the figure. PDNX is the value in the PDNX field in the PDNX register.





<sup>&</sup>lt;sup>a</sup> Use 0 for NAP exit, 1 for PDN exit <sup>b</sup> Device selection timing slot is selected by DQS field of NAPX register

Figure 48: NAP and PDN Exit




Figure 49: NAP Entry/Exit Windows (left) and PDN Entry/Exit Windows (right)



<sup>&</sup>lt;sup>c</sup> The DQS field must be written with "1" for this RDRAM.

d Exit to STBY or ATTN depends upon whether RLXR was asserted at NAP or PDN entry time

#### Refresh

RDRAMs, like any other DRAM technology, use volatile storage cells which must be periodically refreshed. This is accomplished with the REFA command. Figure 50 shows an example of this.

The REFA command in the transaction is typically a broadcast command (DR4T and DR4F are both set in the ROWR packet), so that in all devices bank number Ba is activated with row number REFR, where REFR is a control register in the RDRAM. When the command is broadcast and ATTN is set, the power state of the RDRAMs (ATTN or STBY) will remain unchanged. The controller increments the bank address Ba for the next REFA command. When Ba is equal to its maximum value, the RDRAM automatically increments REFR for the next REFA command.

On average, these REFA commands are sent once every  $t_{REF}/2^{BBIT+RBIT}$  (where BBIT are the number of bank address bits and RBIT are the number of row address bits) so that each row of each bank is refreshed once every  $t_{REF}$  interval

The REFA command is equivalent to an ACT command, in terms of the way that it interacts with other packets (see Table 10). In the example, an ACT command is sent after  $t_{RR}$  to address b0, a different (non-adjacent) bank than the REFA command.

A second ACT command can be sent after a time  $t_{RC}$  to address c0, the same bank (or an adjacent bank) as the REFA command.

Note that a broadcast REFP command is issued a time t<sub>RAS</sub> after the initial REFA command in order to precharge the refreshed bank in all RDRAMs. After a bank is given a REFA command, no other core operations (activate or precharge) should be issued to it until it receives a REFP.

It is also possible to interleave refresh transactions (not shown). In the figure, the ACT b0 command would be replaced by a REFA b0 command. The b0 address would be broadcast to all devices, and would be {Broadcast, Ba+2, REFR}. Note that the bank address should skip by two to avoid adjacent bank interference. A possible bank incrementing pattern would be: {13, 11, 9, 7, 5, 3, 1, 8, 10, 12, 14, 0, 2, 4, 6, 15, 29, 27, 25, 23, 21, 19, 17, 24, 26, 28, 30, 16, 18, 20, 22, 31}. Every time bank 31 is reached, the REFA command would automatically increment the REFR register.

A second refresh mechanism is available for use in PDN and NAP power states. This mechanism is called self-refresh mode. When the PDN power state is entered, or when NAP power state is entered with the NSR control register bit set, then self-refresh is automatically started for the RDRAM.

Self-refresh uses an internal time base reference in the RDRAM. This causes an activate and precharge to be carried out once in every  $t_{\rm REF}/2^{\rm BBIT+RBIT}$  interval. The REFB and REFR control registers are used to keep track of the bank and row being refreshed.

Before a controller places an RDRAM into self-refresh mode, it should perform REFA/REFP refreshes until the bank address is equal to the maximum value. This ensures that no rows are skipped. When a controller returns an RDRAM to REFA/REFP refresh, it should start with the minimum bank address value (zero).




Figure 50: REFA/REFP Refresh Transaction Example



#### **Current and Temperature Control**

Figure 51 shows an example of a transaction which performs current control calibration. It is necessary to perform this operation once to every RDRAM in every  $t_{CCTRL}$  interval in order to keep the  $I_{OL}$  output current in its proper range.

This example uses four COLX packets with a CAL command. These cause the RDRAM to drive four calibration packets Q(a0) a time  $t_{\rm CAC}$  later. An offset of  $t_{\rm RDTOCC}$  must be placed between the Q(a0) packet and read data Q(a1)from the same device. These calibration packets are driven on the DQA4..3 and DQB4..3 wires. The TSQ bit of the INIT register is driven on the DQA5 wire during same interval as the calibration packets. The remaining DQA and DQB wires are not used during these calibration packets. The last COLX packet also contains a SAM command (concatenated with the CAL command). The RDRAM

samples the last calibration packet and adjusts its  $I_{OL}$  current value.

Unlike REF commands, CAL and SAM commands cannot be broadcast. This is because the calibration packets from different devices would interfere. Therefore, a current control transaction must be sent every t<sub>CCTRL</sub>/N, where N is the number of RDRAMs on the Channel. The device field Da of the address a0 in the CAL/SAM command should be incremented after each transaction.

Figure 52 shows an example of a temperature calibration sequence to the RDRAM. This sequence is broadcast once every t<sub>TEMP</sub> interval to all the RDRAMs on the Channel. The TCEN and TCAL are ROP commands, and cause the slew rate of the output drivers to adjust for temperature drift. During the quiet interval t<sub>TCQUIET</sub> the devices being calibrated can't be read, but they can be written.




Figure 51: Current Control CAL/SAM Transaction Example




Figure 52: Temperature Calibration (TCEN-TCAL) Transactions to RDRAM



### **Electrical Conditions**

**Table 18: Electrical Conditions** 

Symbol	Parameter and Conditions	Min	Max	Unit
T <sub>J</sub>	Junction temperature under bias	-	100	°C
V <sub>DD</sub> , V <sub>DDA</sub>	Supply voltage	2.50 - 0.13	2.50 + 0.13	V
V <sub>DD,N</sub> , V <sub>DDA,N</sub>	Supply voltage droop (DC) during NAP interval (t <sub>NLIMIT</sub> )	-	2.0	%
v <sub>DD,N</sub> , v <sub>DDA,N</sub>	Supply voltage ripple (AC) during NAP interval (t <sub>NLIMIT</sub> )	-2.0	2.0	%
V <sub>CMOS</sub>	Supply voltage for CMOS pins (2.5V controllers)	2.50 - 0.13	2.50 + 0.25	V
	Supply voltage for CMOS pins (1.8V controllers)	1.80 - 0.1	1.80 + 0.2	V
V <sub>TERM</sub>	Termination voltage	1.80 - 0.1	1.80 + 0.1	V
V <sub>REF</sub>	Reference voltage	1.40 - 0.2	1.40 + 0.2	V
V <sub>DIL</sub>	RSL data input - low voltage	V <sub>REF</sub> - 0.5	V <sub>REF</sub> - 0.2	V
V <sub>DIH</sub>	RSL data input - high voltage	V <sub>REF</sub> + 0.2	V <sub>REF</sub> + 0.5	V
V <sub>DIS</sub>	RSL data input swing: V <sub>DIS</sub> = V <sub>DIH</sub> - V <sub>DIL</sub>	0.4	1.0	V
A <sub>DI</sub>	RSL data asymmetry: $A_{DI} = [(V_{DIH} - V_{REF}) + (V_{DIL} - V_{REF})]/V_{DIS}$	0	-20	%
V <sub>X</sub>	RSL clock input - crossing point of true and complement signals	1.3	1.8	V
V <sub>CM</sub>	RSL clock input - common mode V <sub>CM</sub> = (V <sub>CIH</sub> +V <sub>CIL</sub> )/2	1.4	1.7	V
V <sub>CIS,CTM</sub>	RSL clock input swing: $V_{CIS} = V_{CIH} - V_{CIL}$ (CTM,CTMN pins).	0.35	0.70	V
V <sub>CIS,CFM</sub>	RSL clock input swing: $V_{CIS} = V_{CIH} - V_{CIL}$ (CFM,CFMN pins).	0.125	0.70	V
V <sub>IL,CMOS</sub>	CMOS input low voltage	- 0.3	V <sub>CMOS</sub> /2 - 0.25	V
V <sub>IH,CMOS</sub>	CMOS input high voltage	V <sub>CMOS</sub> /2 + 0.25	V <sub>CMOS</sub> +0.3	V

## **Timing Conditions**

**Table 19: Timing Conditions** 

Symbol	Parameter	Min	Max	Unit	Figure(s)
t <sub>CYCLE</sub>	CTM and CFM cycle times (-600)	3.33	3.83	ns	Figure 53
	CTM and CFM cycle times (-711)	2.80	3.83	ns	Figure 53
	CTM and CFM cycle times (-800)	2.50	3.83	ns	Figure 53
t <sub>CR</sub> , t <sub>CF</sub>	CTM and CFM input rise and fall times	0.2	0.5	ns	Figure 53
t <sub>CH</sub> , t <sub>CL</sub>	CTM and CFM high and low times	40%	60%	t <sub>CYCLE</sub>	Figure 53
t <sub>TR</sub>	CTM-CFM differential (MSE/MS=0/0) CTM-CFM differential (MSE/MS=1/1) <sup>a</sup>	0.0 0.9	1.0 1.0	t <sub>CYCLE</sub>	Figure 42 Figure 53
t <sub>DCW</sub>	Domain crossing window	-0.1	0.1	t <sub>CYCLE</sub>	Figure 59
t <sub>DR</sub> , t <sub>DF</sub>	DQA/DQB/ROW/COL input rise/fall times	0.2	0.65	ns	Figure 54
tS, tH	DQA/DQB/ROW/COL-to-CFM setup/hold @ tCYCLE=3.33ns @ tCYCLE=2.81ns @tCYCLE=2.50ns	0.275 <sup>b,d</sup> 0.240 <sup>c,d</sup> 0.200 <sup>d</sup>	-	ns	Figure 54



**Table 19: Timing Conditions** 

Symbol	Parameter	Min	Max	Unit	Figure(s)
t <sub>DR1</sub> , t <sub>DF1</sub>	SIO0, SIO1 input rise and fall times	-	5.0	ns	Figure 56
$t_{\mathrm{DR2}}, t_{\mathrm{DF2}}$	CMD, SCK input rise and fall times	-	2.0	ns	Figure 56
t <sub>CYCLE1</sub>	SCK cycle time - Serial control register transactions	1000	-	ns	Figure 56
	SCK cycle time - Power transitions	10	-	ns	Figure 56
t <sub>CH1</sub> , t <sub>CL1</sub>	SCK high and low times	4.25	-	ns	Figure 56
t <sub>S1</sub>	CMD setup time to SCK rising or falling edge <sup>e</sup>	1	-	ns	Figure 56
t <sub>H1</sub>	CMD hold time to SCK rising or falling edge <sup>e</sup>	1	-	ns	Figure 56
t <sub>S2</sub>	SIO0 setup time to SCK falling edge	40	-	ns	Figure 56
t <sub>H2</sub>	SIO0 hold time to SCK falling edge	40	-	ns	Figure 56
$t_{S3}$	PDEV setup time on DQA50 to SCK rising edge.	0	-	ns	Figure 48,
t <sub>H3</sub>	PDEV hold time on DQA50 to SCK rising edge.	5.5	-	ns	Figure 57
$t_{S4}$	ROW20, COL40 setup time for quiet window	-1	-	t <sub>CYCLE</sub>	Figure 48
t <sub>H4</sub>	ROW20, COL40 hold time for quiet window <sup>f</sup>	5	-	t <sub>CYCLE</sub>	Figure 48
V <sub>IL</sub> ,CMOS	CMOS input low voltage - over/undershoot voltage duration is less than or equal to 5ns	- 0.7	V <sub>CMOS</sub> /2 - 0.6	V	
V <sub>IH</sub> ,CMOS	CMOS input high voltage - over/undershoot voltage duration is less than or equal to 5ns	V <sub>CMOS</sub> /2 + 0.6	V <sub>CMOS</sub> + 0.7	V	
t <sub>NPQ</sub>	Quiet on ROW/COL bits during NAP/PDN entry	4	-	t <sub>CYCLE</sub>	Figure 47
t <sub>READTOCC</sub>	Offset between read data and CC packets (same device)	12	-	t <sub>CYCLE</sub>	Figure 51
t <sub>CCSAMTOREAD</sub>	Offset between CC packet and read data (same device)	8	-	t <sub>CYCLE</sub>	Figure 51
$t_{CE}$	CTM/CFM stable before NAP/PDN exit	2	-	t <sub>CYCLE</sub>	Figure 48
$t_{CD}$	CTM/CFM stable after NAP/PDN entry	100	-	t <sub>CYCLE</sub>	Figure 47
t <sub>FRM</sub>	ROW packet to COL packet ATTN framing delay	7	-	t <sub>CYCLE</sub>	Figure 46
t <sub>NLIMIT</sub>	Maximum time in NAP mode		10.0	μs	Figure 45
t <sub>REF</sub>	Refresh interval		32	ms	Figure 50
t <sub>CCTRL</sub>	Current control interval	34 t <sub>CYCLE</sub>	100ms	ms/t <sub>CYCLE</sub>	Figure 51
t <sub>TEMP</sub>	Temperature control interval		100	ms	Figure 52
t <sub>TCEN</sub>	TCE command to TCAL command	150	-	t <sub>CYCLE</sub>	Figure 52
t <sub>TCAL</sub>	TCAL command to quiet window	2	2	t <sub>CYCLE</sub>	Figure 52
t <sub>TCQUIET</sub>	Quiet window (no read data)	140	-	t <sub>CYCLE</sub>	Figure 52
t <sub>PAUSE</sub>	RDRAM delay (no RSL operations allowed)		200.0	μs	page 28

 $a.\ MSE/MS\ are\ fields\ of\ the\ SKIP\ register.\ For\ this\ combination\ (skip\ override)\ the\ tDCW\ parameter\ range\ is\ effectively\ 0.0\ to\ 0.0.$ 



Rev. 1.01 Oct. 1999

b. This parameter also applies to a -800 or -711 part when operated with  $t_{\mbox{CYCLE}}$ =3.33ns.

c. This parameter also applies to a -800 part when operated with  $t_{CYCLE}$ =2.81ns.

d.  $t_{S,MIN}$  and  $t_{H,MIN}$  for other  $t_{CYCLE}$  values can be interpolated between or extrapolated from the timings at the 3 specified  $t_{CYCLE}$  values.

e. With  $V_{IL,CMOS}\!\!=\!\!0.5V_{CMOS}\!\!-\!\!0.6V$  and  $V_{IH,CMOS}\!\!=\!\!0.5V_{CMOS}\!\!+\!\!0.6V$ 

f. Effective hold becomes  $t_{H4}' = t_{H4} + [PDNXA.64 t_{SCYCLE} + t_{PDNXB,MAX}] - [PDNX.256 t_{SCYCLE}]$  if  $[PDNX.256 t_{SCYCLE}] < [PDNXA.64 t_{SCYCLE} + t_{PDNXB,MAX}]$ . See Figure 48.

#### **Electrical Characteristics**

**Table 20: Electrical Characteristics** 

Symbol	Parameter and Conditions	Min	Max	Unit
$\Theta_{ m JC}$	Junction-to-Case thermal resistance	-	0.2	°C/Watt
I <sub>REF</sub>	V <sub>REF</sub> current @ V <sub>REF,MAX</sub>	-10	10	μΑ
I <sub>OH</sub>	RSL output high current @ (0≤V <sub>OUT</sub> ≤V <sub>DD</sub> )	-10	10	μΑ
I <sub>ALL</sub>	RSL $I_{OL}$ current @ $V_{OL} = 0.9V$ , $V_{DD,MIN}$ , $T_{J,MAX}^{a}$	30.0	90.0	mA
$\Delta I_{ m OL}$	RSL I <sub>OL</sub> current resolution step	-	2.0	mA
r <sub>OUT</sub>	Dynamic output impedance	150	-	Ω
I <sub>I,CMOS</sub>	CMOS input leakage current @ (0≤V <sub>I,CMOS</sub> ≤V <sub>CMOS</sub> )	-10.0	10.0	μΑ
V <sub>OL,CMOS</sub>	CMOS output voltage @ I <sub>OL,CMOS</sub> = 1.0mA	-	0.3	V
V <sub>OH,CMOS</sub>	CMOS output high voltage @ I <sub>OH,CMOS</sub> = -0.25mA	V <sub>CMOS</sub> -0.3	-	V

a. This measurement is made in manual current control mode; i.e. with all output device legs sinking current.

#### **Timing Characteristics**

**Table 21: Timing Characteristics** 

Symbol	Parameter	Min	Max	Unit	Figure(s)
tQ	CTM-to-DQA/DQB output time @ tCYCLE=3.33ns @ tCYCLE=2.81ns @ tCYCLE=2.50ns	-0.350 <sup>a,c</sup> -0.300 <sup>b,c</sup> -0.260 <sup>c</sup>	+0.350 <sup>a,c</sup> +0.300 <sup>b,c</sup> +0.260 <sup>c</sup>	ns	Figure 55
t <sub>QR</sub> , t <sub>QF</sub>	DQA/DQB output rise and fall times	0.2	0.45	ns	Figure 55
t <sub>Q1</sub>	SCK(neg)-to-SIO0 delay @ C <sub>LOAD,MAX</sub> = 20pF (SD read data valid).	-	10	ns	Figure 58
t <sub>HR</sub>	SCK(pos)-to-SIO0 delay @ C <sub>LOAD,MAX</sub> = 20pF (SD read data hold).	2	-	ns	Figure 58
t <sub>QR1</sub> , t <sub>QF1</sub>	SIO <sub>OUT</sub> rise/fall @ C <sub>LOAD,MAX</sub> = 20pF	-	5	ns	Figure 58
t <sub>PROP1</sub>	SIO0-to-SIO1 or SIO1-to-SIO0 delay @ C <sub>LOAD,MAX</sub> = 20pF	-	10	ns	Figure 58
t <sub>NAPXA</sub>	NAP exit delay - phase A	-	50	ns	Figure 48
t <sub>NAPXB</sub>	NAP exit delay - phase B	-	40	ns	Figure 48
t <sub>PDNXA</sub>	PDN exit delay - phase A	-	4	μs	Figure 48
t <sub>PDNXB</sub>	PDN exit delay - phase B	-	9000	t <sub>CYCLE</sub>	Figure 48
t <sub>AS</sub>	ATTN-to-STBY power state delay	-	1	t <sub>CYCLE</sub>	Figure 46
t <sub>SA</sub>	STBY-to-ATTN power state delay	-	0	t <sub>CYCLE</sub>	Figure 46
t <sub>ASN</sub>	ATTN/STBY-to-NAP power state delay	-	8	t <sub>CYCLE</sub>	Figure 47
t <sub>ASP</sub>	ATTN/STBY-to-PDN power state delay	-	8	t <sub>CYCLE</sub>	Figure 47

a. This parameter also applies to a -800 or -711 part when operated with  $t_{\mbox{\scriptsize CYCLE}}\!\!=\!\!3.33 \mbox{ns}.$ 

 $c.\ t_{Q,MIN}\ and\ t_{Q,MAX}\ for\ other\ t_{CYCLE}\ values\ can\ be\ interpolated\ between\ or\ extrapolated\ from\ the\ timings\ at\ the\ 3\ specified\ t_{CYCLE}\ values.$ 



b. This parameter also applies to a -800 part when operated with  $t_{CYCLE}$ =2.81ns.

#### **RSL - Clocking**

Figure 53 is a timing diagram which shows the detailed requirements for the RSL clock signals on the Channel.

The CTM and CTMN are differential clock inputs used for transmitting information on the DQA and DQB, outputs.

Most timing is measured relative to the points where they cross. The  $t_{CYCLE}$  parameter is measured from the falling CTM edge to the falling CTM edge. The  $t_{CL}$  and  $t_{CH}$  parameters are measured from falling to rising and rising to falling edges of CTM. The  $t_{CR}$  and  $t_{CF}$  rise- and fall-time parameters are measured at the 20% and 80% points.




Figure 53: RSL Timing - Clock Signals

The CFM and CFMN are differential clock outputs used for receiving information on the DQA, DQB, ROW and COL outputs. Most timing is measured relative to the points where they cross. The  $t_{\rm CYCLE}$  parameter is measured from the falling CFM edge to the falling CFM edge. The  $t_{\rm CL}$  and  $t_{\rm CH}$  parameters are measured from falling to rising and rising to falling edges of CFM. The  $t_{\rm CR}$  and  $t_{\rm CF}$  rise- and fall-time parameters are measured at the 20% and 80% points.

The t<sub>TR</sub> parameter specifies the phase difference that may be tolerated with respect to the CTM and CFM differential clock inputs (the CTM pair is always earlier).



#### **RSL - Receive Timing**

Figure 54 is a timing diagram which shows the detailed requirements for the RSL input signals on the Channel.

The DQA, DQB, ROW, and COL signals are inputs which receive information transmitted by a Direct RAC on the Channel. Each signal is sampled twice per t<sub>CYCLE</sub> interval.

The set/hold window of the sample points is  $t_S/t_H$ . The sample points are centered at the 0% and 50% points of a cycle, measured relative to the crossing points of the falling CFM clock edge. The set and hold parameters are measured at the  $V_{REF}$  voltage point of the input transition.

The  $t_{DR}$  and  $t_{DF}$  rise- and fall-time parameters are measured at the 20% and 80% points of the input transition.




Figure 54: RSL Timing - Data Signals for Receive



#### **RSL** - Transmit Timing

Figure 55 is a timing diagram which shows the detailed requirements for the RSL output signals on the Channel.

The DQA and DQB signals are outputs to transmit information that is received by a Direct RAC on the Channel. Each signal is driven twice per t<sub>CYCLE</sub> interval. The beginning and end of the even transmit window is at the 75% point of the previous cycle and at the 25% point of the current cycle. The beginning and end of the odd transmit window is at the

25% point and at the 75% point of the current cycle. These transmit points are measured relative to the crossing points of the falling CTM clock edge. The size of the actual transmit window is less than the ideal  $t_{CYCLE}/2$ , as indicated by the non-zero values of  $t_{Q,MIN}$  and  $t_{Q,MAX}$ . The  $t_Q$  parameters are measured at the 50% voltage point of the output transition.

The  $t_{QR}$  and  $t_{QF}$  rise- and fall-time parameters are measured at the 20% and 80% points of the output transition.




Figure 55: RSL Timing - Data Signals for Transmit



#### **CMOS - Receive Timing**

Figure 56 is a timing diagram which shows the detailed requirements for the CMOS input signals.

The CMD and SIO0 signals are inputs which receive information transmitted by a controller or by another RDRAM's SIO1 output. SCK is the CMOS clock signal driven by the controller. All signals are high true.

The cycle time, high phase time, and low phase time of the SCK clock are  $t_{CYCLE1}$ ,  $t_{CH1}$  and  $t_{CL1}$ , all measured at the

50% level. The rise and fall times of SCK, CMD, and SIO0 are  $t_{\rm DR1}$  and  $t_{\rm DF1}$ , measured at the 20% and 80% levels.

The CMD signal is sampled twice per  $t_{CYCLE1}$  interval, on the rising edge (odd data) and the falling edge (even data). The set/hold window of the sample points is  $t_{S1}/t_{H1}$ . The SCK and CMD timing points are measured at the 50% level.

The SIO0 signal is sampled once per  $t_{CYCLE1}$  interval on the falling edge. The set/hold window of the sample points is  $t_{S2}/t_{H2}$ . The SCK and SIO0 timing points are measured at the 50% level.




Figure 56: CMOS Timing - Data Signals for Receive



The SCK clock is also used for sampling data on RSL inputs in one situation. Figure 48 shows the PDN and NAP exit sequences. If the PSX field of the INIT register is one (see Figure 27), then the PDN and NAP exit sequences are broadcast; i.e. all RDRAMs that are in PDN or NAP will perform the exit sequence. If the PSX field of the INIT register is zero, then the PDN and NAP exit sequences are directed; i.e.

only one RDRAM that is in PDN or NAP will perform the exit sequence.

The address of that RDRAM is specified on the DQA[5:0] bus in the set/hold window  $t_{\rm S3}/t_{\rm H3}$  around the rising edge of SCK. This is shown in Figure 57. The SCK timing point is measured at the 50% level, and the DQA[5:0] bus signals are measured at the  $V_{\rm REF}$  level.




Figure 57: CMOS Timing - Device Address for NAP or PDN Exit

#### **CMOS - Transmit Timing**

Figure 58 is a timing diagram which shows the detailed requirements for the CMOS output signals. The SIO0 signal is driven once per  $t_{CYCLE1}$  interval on the falling edge. The

clock-to-output window is  $t_{Q1,MIN}/t_{Q1,MAX}$ . The SCK and SIO0 timing points are measured at the 50% level. The rise and fall times of SIO0 are  $t_{QR1}$  and  $t_{QF1}$ , measured at the 20% and 80% levels.




Figure 58: CMOS Timing - Data Signals for Transmit



Figure 58 also shows the combinational path connecting SIO0 to SIO1 and the path connecting SIO1 to SIO0 (read data only). The  $t_{PROP1}$  parameter specified this propagation delay. The rise and fall times of SIO0 and SIO1 inputs must be  $t_{DR1}$  and  $t_{DF1}$ , measured at the 20% and 80% levels. The rise and fall times of SIO0 and SIO1 outputs are  $t_{QR1}$  and  $t_{OF1}$ , measured at the 20% and 80% levels.

#### **RSL - Domain Crossing Window**

When read data is returned by the RDRAM, information must cross from the receive clock domain (CFM) to the transmit clock domain (CTM). The  $t_{TR}$  parameter permits the CFM to CTM phase to vary through an entire cycle; i.e. there is no restriction on the alignment of these two clocks. A second parameter  $t_{DCW}$  is needed in order to describe how

the delay between a RD command packet and read data packet varies as a function of the  $t_{TR}$  value.

Figure 59 shows this timing for five distinct values of t<sub>TR</sub>. Case A (t<sub>TR</sub>=0) is what has been used throughout this document. The delay between the RD command and read data is t<sub>CAC</sub>. As t<sub>TR</sub> varies from zero to t<sub>CYCLE</sub> (cases A through E), the command to data delay is (t<sub>CAC</sub>-t<sub>TR</sub>). When the t<sub>TR</sub> value is in the range 0 to t<sub>DCW,MAX</sub>, the command to data delay can also be (t<sub>CAC</sub>-t<sub>TR</sub>-t<sub>CYCLE</sub>). This is shown as cases A' and B' (the gray packets). Similarly, when the t<sub>TR</sub> value is in the range (t<sub>CYCLE</sub>+t<sub>DCW,MIN</sub>) to t<sub>CYCLE</sub>, the command to data delay can also be (t<sub>CAC</sub>-t<sub>TR</sub>+t<sub>CYCLE</sub>). This is shown as cases D' and E' (the gray packets). The RDRAM will work reliably with either the white or gray packet timing. The delay value is selected at initialization, and remains fixed thereafter.




Figure 59: RSL Transmit - Crossing Read Domains



## **Timing Parameters**

**Table 22: Timing Parameter Summary** 

Parameter	Description	Min -45 -800	Min -45 -711	Min -53.3 -600	Max	Units	Figure(s)
t <sub>RC</sub>	Row Cycle time of RDRAM banks -the interval between ROWA packets with ACT commands to the same bank.	28	28	28	-	t <sub>CYCLE</sub>	Figure 15 Figure 16
t <sub>RAS</sub>	RAS-asserted time of RDRAM bank - the interval between ROWA packet with ACT command and next ROWR packet with PRER <sup>a</sup> command to the same bank.	20	20	20	64μs <sup>b</sup>	t <sub>CYCLE</sub>	Figure 15 Figure 16
t <sub>RP</sub>	Row Precharge time of RDRAM banks - the interval between ROWR packet with PRER <sup>a</sup> command and next ROWA packet with ACT command to the same bank.	8	8	8	-	t <sub>CYCLE</sub>	Figure 15 Figure 16
t <sub>PP</sub>	Precharge-to-precharge time of RDRAM device - the interval between successive ROWR packets with PRER <sup>a</sup> commands to any banks of the same device.	8	8	8	-	t <sub>CYCLE</sub>	Figure 12
t <sub>RR</sub>	RAS-to-RAS time of RDRAM device - the interval between successive ROWA packets with ACT commands to any banks of the same device.	8	8	8	-	t <sub>CYCLE</sub>	Figure 13
t <sub>RCD</sub>	RAS-to-CAS Delay - the interval from ROWA packet with ACT command to COLC packet with RD or WR command). Note - the RAS-to-CAS delay seen by the RDRAM core ( $t_{RCD-C}$ ) is equal to $t_{RCD-C} = 1 + t_{RCD}$ because of differences in the row and column paths through the RDRAM interface.	9	7	7	-	t <sub>CYCLE</sub>	Figure 15 Figure 16
t <sub>CAC</sub>	CAS Access delay - the interval from RD command to Q read data. The equation for $t_{\rm CAC}$ is given in the TPARM register in Figure 39.	8	8	8	12	t <sub>CYCLE</sub>	Figure 4 Figure 39
$t_{CWD}$	CAS Write Delay (interval from WR command to D write data.	6	6	6	6	t <sub>CYCLE</sub>	Figure 4
t <sub>CC</sub>	CAS-to-CAS time of RDRAM bank - the interval between successive COLC commands).	4	4	4	-	t <sub>CYCLE</sub>	Figure 15 Figure 16
t <sub>PACKET</sub>	Length of ROWA, ROWR, COLC, COLM or COLX packet.	4	4	4	4	t <sub>CYCLE</sub>	Figure 3
t <sub>RTR</sub>	Interval from COLC packet with WR command to COLC packet which causes retire, and to COLM packet with bytemask.	8	8	8	-	t <sub>CYCLE</sub>	Figure 17
t <sub>OFFP</sub>	The interval (offset) from COLC packet with RDA command, or from COLC packet with retire command (after WRA automatic precharge), or from COLC packet with PREC command, or from COLX packet with PREX command to the equivalent ROWR packet with PRER. The equation for too from the TPARM register in Figure 39.	4	4	4	4	tCYCLE	Figure 14 Figure 39
t <sub>RDP</sub>	Interval from last COLC packet with RD command to ROWR packet with PRER.	4	4	4	-	t <sub>CYCLE</sub>	Figure 15
t <sub>RTP</sub>	Interval from last COLC packet with automatic retire command to ROWR packet with PRER.	4	4	4	-	t <sub>CYCLE</sub>	Figure 16



a. Or equivalent PREC or PREX command. See Figure 14. b. This is a constraint imposed by the core, and is therefore in units of  $\mu s$  rather than  $t_{\mbox{\scriptsize CYCLE}}.$ 

## **Absolute Maximum Ratings**

**Table 23: Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit
V <sub>I,ABS</sub>	Voltage applied to any RSL or CMOS pin with respect to Gnd	- 0.3	V <sub>DD</sub> +0.3	V
V <sub>DD,ABS</sub> , V <sub>DDA,ABS</sub>	Voltage on VDD and VDDA with respect to Gnd	- 0.5	$V_{DD}$ +1.0	V
T <sub>STORE</sub>	Storage temperature	- 50	100	°C

## I<sub>DD</sub> - Supply Current Profile

**Table 24: Supply Current Profile** 

I <sub>DD</sub> value	RDRAM blocks consuming power <sup>a</sup>	Max -45 -800	Max -45 -711	Max -53.3 -600	Unit
I <sub>DD,PDN</sub>	Self-refresh only for INIT.LSR=0	3000	3000	3000	μΑ
I <sub>DD,NAP</sub>	T/RCLK-Nap	4	4	4	mA
I <sub>DD,STBY</sub>	T/RCLK, ROW-demux	105	100	90	mA
I <sub>DD,ATTN</sub>	T/RCLK, ROW-demux, COL-demux	165	155	140	mA
I <sub>DD,ATTN-W</sub>	T/RCLK, ROW-demux,COL-demux,DQ-demux,1•WR-SenseAmp, 4•ACT-Bank	575/625 <sup>b</sup>	525/580	455/500	mA
I <sub>DD,ATTN-R</sub>	T/RCLK, ROW-demux,COL-demux,DQ-mux,1•RD-SenseAmp, 4•ACT-Bank <sup>c</sup>	490/520	450/480	400/420	mA

a. The CMOS interface consumes power in all power states.



b. x16/x18 RDRAM data width

 $c.\ This\ does\ not\ include\ the\ IOL\ sink\ current.\ The\ RDRAM\ dissipates\ IOL \bullet VOL\ in\ each\ output\ driver\ when\ a\ logic\ one\ is\ driven.$ 

### **Capacitance and Inductance**

Figure 60 shows the equivalent load circuit of the RSL and CMOS pins. The circuit models the load that the device presents to the Channel.




Figure 60: Equivalent Load Circuit for RSL Pins



This circuit does not include pin coupling effects that are often present in the packaged device. Because coupling effects make the effective single-pin inductance  $L_{\rm I}$ , and capacitance  $C_{\rm I}$ , a function of neighboring pins, these parameters are intrinsically data-dependent. For purposes of specifying the device electrical loading on the Channel, the effective  $L_{\rm I}$  and  $C_{\rm I}$  are defined as the worst-case values over all specified operating conditions.

 $L_{\rm I}$  is defined as the effective pin inductance based on the device pin assignment. Because the pad assignment places

each RSL signal adjacent to an AC ground (a Gnd or Vdd pin), the effective inductance must be defined based on this configuration. Therefore,  $L_{\rm I}$  assumes a loop with the RSL pin adjacent to an AC ground.

 $C_{\rm I}$  is defined as the effective pin capacitance based on the device pin assignment. It is the sum of the effective package pin capacitance and the IO pad capacitance.

**Table 25: RSL Pin Parasitics** 

Symbol	Parameter and Conditions - RSL pins	IO freq.	Min	Max	Unit
L <sub>I</sub>	RSL effective input inductance			4.0	nН
L <sub>12</sub>	Mutual inductance between any DQA or DQB RSL signal	S.		0.2	nH
	Mutual inductance between any ROW or COL RSL signal	s.		0.6	nH
$\Delta L_{ m I}$	Difference in L <sub>I</sub> value between any RSL pins of a single de	evice.	-	1.8	nН
$C_{I}$	RSL effective input capacitance <sup>a</sup>	-800	2.0	2.4	pF
		-711	2.0	2.4	
		-600	2.0	2.6	
C <sub>12</sub>	Mutual capacitance between any RSL signals.		-	0.1	pF
$\Delta C_{ m I}$	Difference in C <sub>I</sub> value between average of CTM/CFM and any RSL pins of a single device.		-	0.06	pF
R <sub>I</sub>	RSL effective input resistance		4	15	Ω

a. This value is a combination of the device IO circuitry and package capacitances.

**Table 26: CMOS Pin Parasitics** 


Symbol	Parameter and Conditions - CMOS pins	Min	Max	Unit
L <sub>I,CMOS</sub>	CMOS effective input inductance		8.0	nН
$C_{I,CMOS}$	CMOS effective input capacitance (SCK,CMD) <sup>a</sup>	1.7	2.1	pF
C <sub>I,CMOS,SIO</sub>	CMOS effective input capacitance (SIO1, SIO0) <sup>a</sup>	-	7.0	pF

a. This value is a combination of the device IO circuitry and package capacitances.



#### Center-Bonded uBGA Package

Figure 61 shows the form and dimensions of the recommended package for the center-bonded CSP device class.






Figure 61: Center-Bonded uBGA Package

Table 27 lists the numerical values corresponding to dimensions shown in Figure 61.

Table 27: Center-Bonded uBGA Package Dimensions

Symbol	Parameter	Min(128Mb/144Mb)	Max(128Mb/144Mb)	Unit
e1	Ball pitch (x-axis)	1.00	1.00	mm
e2	Ball pitch (y-axis)	0.80	0.80	mm
А	Package body length	11.90	12.10	mm
D	Package body width	10.10	10.30	mm
Е	Package total thickness	-	1.00 <sup>a</sup>	mm
E1	Ball height	0.20	0.30	mm
d	Ball diameter	0.30	0.40	mm

a. The E,MAX parameter for SO-RIMM applications is 0.94mm.



Glossary	of Terms	controller	A logic-device which drives the ROW/COL /DQ wires for a Channel of	
ACT	Activate command from AV field.		RDRAMs.	
activate	To access a row and place in sense amp.	СОР	Column opcode field in COLC packet.	
adjacent	Two RDRAM banks which share sense	core	The banks and sense amps of an RDRAM.	
400/44	amps (also called doubled banks).	CTM,CTMN	Clock pins for transmitting packets.	
ASYM	CCA register field for RSL V <sub>OL</sub> /V <sub>OH</sub> .	current contro	Periodic operations to update the proper I <sub>OL</sub> value of RSL output drivers.	
ATTN	Power state - ready for ROW/COL packets.	D	Write data packet on DQ pins.	
ATTNR	Power state - transmitting Q packets.	DBL	CNFGB register field - doubled-bank.	
ATTNW	Power state - receiving D packets.	Device address field in COLC packet.		
AV	Opcode field in ROW packets.	device An RDRAM on a Channel.		
bank	A block of 2 <sup>RBIT</sup> •2 <sup>CBIT</sup> storage cells in the core of the RDRAM.	DEVID	Control register with device address that is matched against DR, DC, and DX fields.	
ВС	Bank address field in COLC packet.	DM	Device match for ROW packet decode.	
BBIT	CNFGA register field - # bank address	doubled-bank RDRAM with shared sense amp.		
hdt	bits.	DQA and DQB pins.		
broadcast	An operation executed by all RDRAMs.	DQA	Pins for data byte A.	
BR bubble	Bank address field in ROW packets.	DQB	Pins for data byte B.	
bubble	Idle cycle(s) on RDRAM pins needed because of a resource constraint.	DQS	NAPX register field - PDN/NAP exit.	
BYT	CNFGB register field - 8/9 bits per byte.	DR,DR4T,DR4F Device address field and packet framing fields in ROWA and ROWR packets.		
вх	Bank address field in COLX packet.	dualoct	16 bytes - the smallest addressable datum.	
С	Column address field in COLC packet.	DX	Device address field in COLX packet.	
CAL	Calibrate $(I_{OL})$ command in XOP field.	field	A collection of bits in a packet.	
CBIT	CNFGB register field - # column address bits.	INIT	Control register with initialization fields.	
CCA	Control register - current control A.	initialization	Configuring a Channel of RDRAMs so they are ready to respond to transactions.	
ССВ	Control register - current control B.	LSR	CNFGA register field - low-power self-	
CFM,CFMN	Clock pins for receiving packets.	LON	refresh.	
Channel	ROW/COL/DQ pins and external wires.	М	Mask opcode field (COLM/COLX packet).	
CLRR	Clear reset command from SOP field.	MA	Field in COLM packet for masking byte A.	
CMD	CMOS pin for initialization/power control.	MB	Field in COLM packet for masking byte B.	
CNFGA	Control register with configuration fields.	MSK	Mask command in M field.	
CNFGB	Control register with configuration fields.	MVER	Control register - manufacturer ID.	
COL	Pins for column-access control.	NAP	Power state - needs SCK/CMD wakeup.	
COL	COLC,COLM,COLX packet on COL pins.	NAPR	Nap command in ROP field.	
COLC	Column operation packet on COL pins.	NAPRC	Conditional nap command in ROP field.	
COLM	Write mask packet on COL pins.	NAPXA	NAPX register field - NAP exit delay A.	
column	Rows in a bank or activated row in sense amps have 2 <sup>CBIT</sup> dualocts column storage.	NAPXB	NAPX register field - NAP exit delay B.	
command	A decoded bit-combination from a field.	NOCOP	No-operation command in COP field.	
COLX	Extended operation packet on COL pins.	NOROP	No-operation command in ROP field.	



NOXOP	No-operation command in XOP field.	ROWR	Row operation packet on ROW pins.	
NSR	INIT register field- NAP self-refresh.	RQ	Alternate name for ROW/COL pins.	
packet	A collection of bits carried on the Channel.	RSL	Rambus Signaling Levels.	
PDN	Power state - needs SCK/CMD wakeup.	SAM	Sample (I <sub>OL</sub> ) command in XOP field.	
PDNR	Powerdown command in ROP field.	SA	Serial address packet for control register	
PDNXA	Control register - PDN exit delay A.		transactions w/ SA address field.	
PDNXB	Control register - PDN exit delay B.	SBC	Serial broadcast field in SRQ.	
pin efficiency	The fraction of non-idle cycles on a pin.	SCK	CMOS clock pin.	
PRE	PREC,PRER,PREX precharge commands.	SD	Serial data packet for control register transactions w/ SD data field.	
PREC	Precharge command in COP field.	SDEV Serial device address in SRQ packet.		
precharge	Prepares sense amp and bank for activate.	SDEVID	INIT register field - Serial device ID.	
PRER	Precharge command in ROP field.	self-refresh	Refresh mode for PDN and NAP.	
PREX	Precharge command in XOP field.	sense amp	Fast storage that holds copy of bank's row.	
PSX	INIT register field - PDN/NAP exit.	SETF	Set fast clock command from SOP field.	
PSR	INIT register field - PDN self-refresh.	SETR	Set reset command from SOP field.	
PVER	CNFGB register field - protocol version.	SINT	Serial interval packet for control register	
Q	Read data packet on DQ pins.		read/write transactions.	
R	Row address field of ROWA packet.	SIO0,SIO1	CMOS serial pins for control registers.	
RBIT	CNFGB register field - # row address bits.	SOP	Serial opcode field in SRQ.	
RD/RDA	Read (/precharge) command in COP field.	SRD	Serial read opcode command from SOP.	
read	Operation of accesssing sense amp data.	SRP	INIT register field - Serial repeat bit.	
receive	Moving information from the Channel into the RDRAM (a serial stream is demuxed).	SRQ	Serial request packet for control register read/write transactions.	
REFA	Refresh-activate command in ROP field.	STBY	Power state - ready for ROW packets.	
REFB	Control register - next bank (self-refresh).	SVER	Control register - stepping version.	
REFBIT	CNFGA register field - ignore bank bits (for REFA and self-refresh).	SWR	Serial write opcode command from SOP.	
DEED		TCAS	TCLSCAS register field - t <sub>CAS</sub> core delay.	
REFP REFR	Refresh-precharge command in ROP field.	TCLS	TCLSCAS register field - t <sub>CLS</sub> core delay.	
refresh	Control register - next row for REFA.	TCLSCAS	Control register - $t_{CAS}$ and $t_{CLS}$ delays.	
	Periodic operations to restore storage cells.	TCYCLE	Control register - t <sub>CYCLE</sub> delay.	
retire	The automatic operation that stores write buffer into sense amp after WR command.	TDAC	Control register - t <sub>DAC</sub> delay.	
RLX	RLXC,RLXR,RLXX relax commands.	TEST77	Control register - for test purposes.	
RLXC	Relax command in COP field.	TEST78	Control register - for test purposes.	
RLXR	Relax command in ROP field.	TRDLY	Control register - t <sub>RDLY</sub> delay.	
RLXX	Relax command in XOP field.	transaction	ROW,COL,DQ packets for memory access.	
ROP	Row-opcode field in ROWR packet.	transmit	Moving information from the RDRAM	
row	2 <sup>CBIT</sup> dualocts of cells (bank/sense amp).		onto the Channel (parallel word is muxed).	
ROW	Pins for row-access control	WR/WRA	Write (/precharge) command in COP field.	
ROW	ROWA or ROWR packets on ROW pins.	write	Operation of modifying sense amp data.	
ROWA	Activate packet on ROW pins.	XOP	Extended opcode field in COLX packet	



## KM416RD8AC(D)/KM418RD8AC(D)

# Direct RDRAM<sup>™</sup>

Table Of Contents	Capacitance and Inductance
Overview	Center-Bonded uBGA Package
Features1	Glossary of Terms
Key Timing Parameters/Part Numbers	
Pinouts and Definitions	
Pin Description	
Block Diagram 4	
General Description	
Packet Format	
Field Encoding Summary	
DQ Packet Timing	
COLM Packet to D Packet Mapping 10-11	
ROW-to-ROW Packet Interaction	
ROW-to-COL Packet Interaction	
COL-to-COL Packet Interaction	
COL-to-ROW Packet Interaction	
ROW-to-ROW Examples	
Row and Column Cycle Description	
Precharge Mechanisms	
Read Transaction - Example 20	
Write Transaction - Example	
Write/Retire - Examples	
Interleaved Write - Example	
Interleaved Read - Example24-25	
Interleaved RRWW24-25	
Control Register Transactions	
Control Register Packets	
Initialization	
Control Register Summary 30-37	
Power State Management	
Refresh	© Copyright October 1999 Samsung Electronics.
Current and Temperature Control 43	
Electrical Conditions	All rights reserved.
Timing Conditions	Direct Rambus and Direct RDRAM are trademarks of
Electrical Characteristics 46	Rambus Inc. Rambus, RDRAM, and the Rambus Logo are
Timing Characteristics	registered trademarks of Rambus Inc.
RSL Clocking	This document contains advanced information that is subject
RSL - Receive Timing 48	to change by Samsung without notice.
RSL - Transmit Timing	Document Version 1.01
CMOS - Receive Timing	Samsung Electronics Co., Ltd.
CMOS - Transmit Timing	San #24 Nongseo-Ri, Kiheung-Eup Yongin-City
RSL - Domain Crossing Window 53	Kyunggi-Do, KOREA
Timing Parameters54	Telephone: 82-331-209-4519
Absolute Maximum Ratings	Fax: 82-2-760-7990
IDD - Supply Current Profile	http://www.samsungsemi.com

