

1M x 16Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 1,048,576 x16 bit Extended Data Out CMOS DRAMs. Dxtended Data Out mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage (+5.0V or +3.3V), refresh cycle (1K Ref. or 4K Ref.), access time (-45, -5, -6 or -7), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in L-version.

This 1Mx16 Extended Data Out mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for microcomputer, personal computer and portable machines.

FEATURES

- Part Identification
 - KM416C1004B/B-L (5V, 4K Ref.)
 - KM416C1204B/B-L (5V, 1K Ref.)
 - KM416V1004B/B-L (3.3V, 4K Ref.)
 - KM416V1204B/B-L (3.3V, 1K Ref.)
- · Active Power Dissipation

Unit: mW

2007	7 7 7 8 8 3 3 ,	3V	7 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	V
34390	4K.1	1K	4K	. nk i
-45	-	•	660	935
-5	396	576	605	880
-6	360	540	550	825
-7	324	504	495	770

Refresh cycles


Part NO.	Væ	Refresh cycle	Refres Normal	h period L-ver
C1004B	5V	4K	64	
V1004B	3.3V	4r\ 	64ms	4.00
C1204B	5∨	417	40	128ms
V1204B	3.3V	1K	16ms	

Performance range

56 SEE 37 C. 474	E. M. W. W. M. J.	BL ROPESTON	85 (C 2015) St	Daniel Reprint Market Street	F8 - W 100 - 1 - 100 - 100 - 100 - 100 -
Speed	TRAC	ICAC	tRC	1HPC	Remark
-45	45ns	14ns	79ns	18ns	5V only
-5	50ns	15ns	84ns	20ns	5V/3.3V
-6	60ns	17ns	114ns	25ns	5V/3.3V
-7	70ns	20ns	124ns	30ns	5V/3.3V

- Extended Data Out mode operation (Fast Page mode with Extended Data Out)
- 2CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- · RAS-only and Hidden refresh capability
- · Self-refresh capability (L-ver)
- TTL(5V)/LVTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply (5V product)
- Single +3.3V±0.3V power supply (3.3V product)

FUNCTIONAL BLOCK DIAGRAM



Note) *1 : 1K Refresh

SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 1 (KM416V1204BJ)



PIN CONFIGURATION (Top Views)

· KM416	C/V10(2)04BJ	• KM416C/V	10(2)04BT
VCC I 1 o DQ0 I 2 DQ1 I 3 DQ2 I 4 DQ3 I 5 VCC I 6 DQ4 I 7 DQ5 I 8 DQ6 I 9 DQ7 I 10 N.C I 11 N.C I 12 W I 13 RAS I 14 *A11(N.C) I 15 *A10(N.C) I 16 A0 I 17		• KM416C/V VCC	10(2)04BT 44
A1 (18 A2 (19 A3 (20 VCC (21	25 0 A6 24 0 A5 O 23 0 A4 22 0 Vss	A0 H 18 A1 H 19 A2 H 20 A3 H 21 O VCC H 22	27

 * A10 and A11 are N.C for KM416C/V1204B (5V/3.3V, 1K Ref. product)

J:400mil 42 SOJ

T:400mil 50(44) TSOP II

Pin Name	Pin Function
A0 - A11	Address Inputs (4K Product)
A0 - A9	Address Inputs (1K Product)
DQ0 -15	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Outputs Enable
Vcc	Power (+5.0V)
	Power (+3.3V)
N.C	No Connection

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 2 (KM416V1204BJ)



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat 3.3V		Units
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to +4.6	-1 to +7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to +4.6	-1 to +7.0	٧
Storage Temperature	Tstg	-55 to +150	-55 to +150	°C
Power Dissipation	P₀	1	1	w
Short Circuit Output Current	los	50	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to Vss, Ta= 0 to 70 °C)

Parameter	Symbol		3.3V		n galangan Nggoppenben Nggoppenben	5 V		Unit*
i i i i i i i i i i i i i i i i i i i		Min .	Тур	Max	Min	Тур	Max	
Supply Voltage	Vcc	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	Vss	0	0	0	0	0	0	V
Input High Voltage	Vıн	2.0	-	Vcc+0.3 ^{*1}	2.4	-	Vcc+1 ^{"1}	V
Input Low Voltage	VIL	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	٧

^{*1:} Vcc+1.3V/15ns(3.3V), Vcc+2.0V/20ns(5V), Pulse width is measured at Vcc.

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

a y sa NGCL. # # Gnides, F	Parameter	Symbol	Min	, Max	Units
	Input Leakage Current (Any input 0≤Vıν≤Vcc+0.3V, all other pins not under test=0 volt.)	lı(L)	- 5	5	μΑ
3.3V	Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)	lo(L)	- 5	5	μΑ
	Output High Voltage Level (Іон=-2mA)	Vон	2.4	-	٧
	Output Low Voltage Level (loL=2mA)	Vol	-	5 5 - 0.4 5	٧
	Input Leakage Current (Any input 0≤VIN≤Vcc+0.5V, all other pins not under test=0 volt.)	lı(L)	- 5	5	μΑ
5V	Output Leakage Current (Data out is disabled, 0V≤Vουτ≤Vcc)	lo(L)	- 5	5	μΑ
	Output High Voltage Level (Iон=-5mA)	Vон	2.4	-	V
	Output Low Voltage Level (loL=4.2mA)	Vol	-	0.4	V

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 3 (KM416V1204BJ)

^{*2: -1.3}V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at Vss.



DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

				Next the state of							
Symbol	Power	. Speed	KM416V1004B	KM416V1204B	KM416C1004B	KM416C1204B	Units				
lcc ₁	Don't care	-45 -5 -6 -7	- 110 100 90	- 160 150 140	120 110 100 90	170 160 150 140	mA mA mA				
lcc2	Normal L	Don't care	2 1	2 1	2 1	2 1	mA mA				
lcca	Don't care	-45 -5 -6 -7	- 110 100 90	- 120 160 110 150 100 140 90		170 160 150 140	mA mA mA				
ICC4	Don't care	-45 -5 -6 -7	120 110 100	- 120 110 100	130 120 110 100	130 120 110 100	mA mA mA				
1ccs	Normal L	Don't care	1 200	1 200	1 200	1 200	mΑ μΑ				
lcc ₆	Don't care	-45 -5 -6 -7	- 110 100 90	- 160 150 140	200 200 - 120 160 110 150 100		mA mA mA				
lcc7	L	Don't care	400	300	450	350	μΑ				
Iccs	L	Don't care	200	200	250	250	μΑ				

Icc1*: Operating Current (RAS, UCAS, ECAS, Address cycling @tRC=min.)

Icc2 : Standby Current (RAS=UCAS=LCAS=W=ViH)

Iccs*: RAS-Only Refresh Current (UCAS=LCAS=VIH, RAS, Address cycling @tRC=min.)

Icc4*: Hyper Page Mode Current (RAS=Vil., UCAS or LCAS, Address cycling @tHPC=min.)

Iccs: Standby Current (RAS=UCAS=ECAS=W=Vcc-0.2V)

Iccs*: CAS-before-RAS Refresh Current (RAS, UCAS or LCAS cycling @tRC=min.)

lccr : Battery back-up current, Average power supply current, Battery back-up mode Input high voltage(VIH)=Vcc-0.2V, Input low voltage(VIL)=0.2V, UCAS, LCAS=0.2V,

Din = Don't care, Trc= 31.25 μ s(4K/L-ver), 125 μ s(1K/L-ver), Tras=Trasmin~300ns

Iccs : Self Refresh Current

RAS=UCAS=LCAS=VIL, W=OE=A0 ~ A11 = Vcc-0.2V or 0.2V,

DQ0 ~ DQ15= Vcc-0.2V, 0.2V or Open

* NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one hyper page mode cycle time, tHPC.

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 4 (KM416V1204BJ)



CAPACITANCE (Ta=25°C, Vcc=5V or 3.3V, f=1MHz)

Parameter	Symbol	Min	Max.	Unit
Input capacitance [A0 - A11]	C _{IN1}	•	5	рF
Input capacitance [RAS, UCAS, LCAS, W, OE]	CIN2	-	7	pF
Output Capacitance [DQ0 - DQ15]	CDQ	-	7	рF

AC CHARACTERISTICS (0°C<Ta≤70°C, See note 1,2)

Test condition (5V device) : Vcc=5.0V \pm 10%, V_{Ih}/V_{II}=2.4/0.8V, V_{oh}/V_{ol} =2.0/0.8V Test condition (3.3V device) : Vcc=3.3V \pm 0.3V, V_{ih}/V_{II}=2.2/0.7V, V_{oh}/V_{ol}=2.0/0.8V

A CONTROL OF THE PROPERTY OF T	Advantage of the second	- 4	5 ^{*1}	-5				E. 2.2.2.2.2.7			
	Symbol	Min	Max	Min	Max	Min	Мах	Min	Max	Units No	Notes
Random read or write cycle time	tRC	79		84		104		124	241.541.5	ns	
Read-modify-write cycle time	tRWC	105		115		140		170		ns	
Access time from RAS	tRAC		45		50		60	<u> </u>	70	ns	3,4,9
Access time from CAS	tCAC		14		15		17		20	ns	3,4
Access time from column address	tAA		23		25		30		35	ns	3,9
CAS to output in Low-Z	tCLZ	3		3		3		3		ns	3
Output buffer turn-off delay from CAS	tCEZ	3	13	3	13	3	15	3	20	ns	5,12
OE to output in Low-Z	tOLZ	3		3		3		3		ns	3
Transition time (rise and fall)	tΤ	2	50	2	50	2	50	2	50	ns	2
RAS precharge time	tRP	30		30		40		50		ns	
RAS pulse width	tRAS	45	10K	50	10K	60	10K	70	10K	ns	
RAS hold time	tRSH	13		13		17		20		ns	
CAS hold time	tCSH	36		40	<u> </u>	50		60		ns	
CAS pulse width	tCAS	7	10K	8	10K	10	10K	15	10K	ns	10
RAS to CAS delay time	tRCD	19	31	20	35	20	43	20	50	ns	4
RAS to column address delay time	tRAD	14	22	15	25	15	30	15	35	ns	9
CAS to RAS precharge time	tCRP	5		5		5		5	 	ns	
Row address set-up time	tASR	0		0		0	<u> </u>	0		ns	
Row address hold time	tRAH	9		10		10		10	 	ns	
Column address set-up time	tASC	0		0		0		0	-	ns	13
Column address hold time	tCAH	7		8		10		15		ns	13
Column address to RAS lead time	tRAL	23		25		30		35		ns	<u> </u>
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to CAS	tRCH	0		0		ō		0	 	ns	7
Read command hold time referenced to RAS	tRRH	0	-	0		0	<u> </u>	0	 	ns	7
Write command hold time	tWCH	8		10	<u> </u>	10	\vdash	15	 	ns	
Write command pulse width	tWP	8	-	10		10	\vdash	15	\vdash	ns	
Write command to RAS lead time	tRWL	10	\vdash	13	\vdash	15	<u> </u>	20		ns	
Write command to CAS lead time	tCWL	7		8	\vdash	10	├─	15		ns	16

Note) *1:5V only

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 5 (KM416V1204BJ)



AC CHARACTERISTICS (0°C≤TA≤70°C, See note 1,2)

Test condition (5V device) : $Vcc=5.0V\pm10\%$, $V_{lh}/V_{il}=2.4/0.8V$, $V_{oh}/V_{ol}=2.0/0.8V$ Test condition (3.3V device) : $Vcc=3.3V\pm0.3V$, $V_{lh}/V_{il}=2.2/0.7V$, $V_{oh}/V_{ol}=2.0/0.8V$

Parameter	Symbol	film Elek	45 ¹¹		5	ivos. Se ij	6	oğ oğladı Planen∎i Planen, o	7	elandis in Algalia e Partasi	n i Sign veri gri Rigeri e gejege gara e
The state of the s		Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Data set-up time	tDS	0		0		0		0		ns	8, 19
Data hold time	tDH	7		8		10		15		ns	8, 19
Refresh period (1K, Normal)	tREF		16		16		16		16	ms	
Refresh period (4K, Normal)	tREF		64		64		64		64	ms	
Refresh period(L-ver)	tREF		128		128		128		128	ms	
Write command set-up time	tWCS	0		0		0		0		ns	6
CAS to W delay time	tCWD	28		32		36		44		ns	6, 15
RAS to W delay time	tRWD	59		67		79		94		ns	6
Column address to W delay time	tAWD	37		42		49		59		ns	6
CAS precharge to W delay time	tCPWD	39		47		54		64		ns	6
CAS set-up time (CAS-before-RAS refresh)	tCSR	5	T	5		5		5		ns	17
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		10		15		ns	18
RAS to CAS precharge time	tRPC	5		5		5	 	5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		20	-	25		ns	
Access time from CAS precharge	tCPA		25		28		35		40	ns	3
Hyper Page cycle time	tHPC	18		20		25	<u> </u>	30		ns	10
Hyper Page read-modify-write cycle time	tHPRWC	39		47		56		71		ns	10
CAS precharge time (Hyper page cycle)	tCP	7		8		10	<u> </u>	10	\vdash	ns	14
RAS pulse width (Hyper page cycle)	tRASP	45	200K	50	200K	60 2	00K		200K	ns	
RAS hold time from CAS precharge	tRHCP	27		30		35		40		ns	
OE access time	tOEA		13	<u> </u>	13		15		20	ns	3
OE to data delay	tOED	10	<u> </u>	13		15		20		ns	
Out put buffer turn off delay time from OE	tOEZ	3	13	3	13	3	15	3	20	ns	6
OE command hold time	tOEH	10	 	13		15		20		ns	
Output data hold time	tDOH	4		5		5		5		ns	
Output buffer turn off delay from RAS	tREZ	3	13	3	13	3	15	3	20	ns	5, 12
Output buffer turn off delay from W	tWEZ	3	13	3	13	3	15	3	20	ns	5
W to data delay	tWED	15		15		15		20		ns	
OE to CAS hold time	tOCH	5		5		5		5		ns	
CAS hold time to OE	tCHO	5		5		5		5		ns	
OE precharge time	tOEP	5	 	5		5		5		ns	
W pulth width (Hyper Page Cycle)	tWPE	5		5		5		5		ns	
RAS pulse width (C-B-R self refresh)	tRASS	100	 	100		100		100	ļ	us	11
RAS precharge time (C-B-R self refresh)	tRPS	79		90	_	110		130		ns	11
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		-50		ns	11

Note) *1:5V only

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 6 (KM416V1204BJ)



NOTES

- 1. An initial pause of 200us is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
- 2. Input voltage levels are V_{II} and V_{II}, and V_{II}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{II}(min) and V_{IL}(max) and are assumed to be 2ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 6. tWCS, tRWD, tCWD, tAWD and tCPWD are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If tWCS≥tWCS(min), the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tCWD≥tCWD(min), tRWD≥tRWD(min), tAWD≥tAWD(min) and tCPWD≥tCPWD(min) then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
- 7. Either tRCH or tRRH must be satisfied for a read cycle.
- 8. These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-modify-write cycles.
- Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a
 reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is
 controlled by tAA.

KM416C/V10(2)04B/B-L. Truth Table

RAS	LCAS	UCAS	W	OF	DQ0-DQ7	DQ8-DQ15	STATE
Н	X	X	Х	×	Hi-Z	Hi-Z	Standby
L	Н	Ι	Х	Х	Hi-Z	Hi-Z	Refresh
L	L	Η	Н	L	DQ-OUT	Hi-Z	Byte Read
L	Ι	L	Н	L	Hi-Z	DQ-OUT	Byte Read
L	ال	L	Н	L	DQ-OUT	DQ-OUT	Word Read
L		Н	L	Н	DQ-IN	-	Byte Write
L	Н	L	L	Н	-	DQ-IN	Byte Write
L	L	L	L	Н	DQ-IN	DQ-IN	Word Write
L	L	L	Ι	Н	Hi-Z	Hi-Z	-


CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 7 (KM416V1204BJ)



- 10. tASC≥ 6 ns, Assume tT = 2.0 ns. If tASC≤ 6 ns, then tHPC(min) and tCAS(min) must be increased by the value of '6ns tASC'.
- 11. 4096(4K Ref.)/1024(1K Ref.) of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification(L-version).
- 12. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes to high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 13. tASC, tCAH are referenced to the earlier CAS falling edge.
- 14. tCP is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 15. tCWD is referenced to the later CAS falling edge at word read-modify-write cycle.
- 16. tCWL is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.
- 17. tCSR is referenced to earlier CAS falling low before RAS transition low.
- 18. tCHR is referenced to the later CAS rising high after RAS transition low.



19. tDS, tDH is independently specified for lower byte Din(0~7), upper byte Din(8~15).


CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 8 (KM416V1204BJ)



TIMING DIAGRAM READ CYCLE





CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 9 (KM416V1204BJ)



WRITE CYCLE (EARLY WRITE)

NOTE: Dout = OPEN



Don't Care

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 10 (KM416V1204BJ)



LOWER BYTE WRITE CYCLE (EARLY WRITE)

NOTE: Dout = OPEN



Don't Care

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 11 (KM416V1204BJ)



UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE: Dout = OPEN



Don't Care

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 12 (KM416V1204BJ)



WRITE CYCLE (OE CONTROLLED WRITE)

NOTE: Dout = OPEN



Don't Care

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 13 (KM416V1204BJ)



LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

NOTE: Dout = OPEN



Don't Care

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics


Page: 14 (KM416V1204BJ)

7964142 0032380 688 🖿



UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

NOTE: Dout = OPEN



Don't Care


CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 15 (KM416V1204BJ)



WORD READ - MODIFY - WRITE CYCLE



Don't Care


CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 16 (KM416V1204BJ)



LOWER-BYTE READ - MODIFY - WRITE CYCLE




CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 17 (KM416V1204BJ)



UPPER-BYTE READ - MODIFY - WRITE CYCLE



Don't Care


CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 18 (KM416V1204BJ)



HYPER PAGE MODE WORD READ CYCLE



Don't Care

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 19 (KM416V1204BJ)



HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)

NOTE: Dout = Open



Don't Care

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 20 (KM416V1204BJ)



HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)

NOTE: Dout = Open



Don't Care

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.


Page: 21 (KM416V1204BJ)

7964142 0032387 T32 📟



HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE: Dout = Open



Don't Care


CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 22 (KM416V1204BJ)



HYPER PAGE MODE WORD READ-MODIFY-WRITE CYCLE




CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 23 (KM416V1204BJ)



HYPER PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE




CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 24 (KM416V1204BJ)



HYPER PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE



CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 25 (KM416V1204BJ)




RAS-ONLY REFRESH CYCLE

NOTE : \overline{W} , \overline{OE} , D_{IN} = Don't care D_{OUT} = Open




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: \overline{W} , \overline{OE} , A = Don't Care



CAS-BEFORE-RAS SELF REFRESH CYCLE

NOTE: \overline{W} , \overline{OE} , A = Don't Care




CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 26 (KM416V1204BJ)



HIDDEN REFRESH CYCLE (READ)



Don't Care

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 27 (KM416V1204BJ)



HIDDEN REFRESH CYCLE (WRITE)

NOTE: Dour = OPEN




Don't Care

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 28 (KM416V1204BJ)






CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.


(C) 1996 Samsung Electronics Printed in Korea.

Page: 29 (KM416V1204BJ)



PLASTIC SMALL OUT-LINE J-LEAD






CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

(C) 1996 Samsung Electronics Printed in Korea.

Page: 30 (KM416V1204BJ)



SAMSUNG ELECTRONICS