1.8 Volt Rail-to-Rail Operational Amplifier


The NCS7101 operational amplifier provides rail—to—rail operation on both the input and output. The output can swing within 50 mV of each rail. This rail—to—rail operation enables the user to make full use of the entire supply voltage range available. It is designed to work at very low supply voltages (1.8 V and ground), yet can operate with a supply of up to 10 V and ground. The NCS7101 is available in the space saving SOT—23—5 package with two industry standard pinouts.

Features

- Low Voltage, Single Supply Operation (1.8 V and Ground to 10 V and Ground)
- 1.0 pA Input Bias Current
- Unity Gain Bandwidth of 1.0 MHz at 5.0 V, 0.9 MHz at 1.8 V
- Output Voltage Swings Within 50 mV of Both Rails @ 1.8 V
- No Phase Reversal on the Output for Over–Driven Input Signals
- Input Offset Trimmed to 1.0 mV
- Low Supply Current ($I_D = 1.0 \text{ mA}$)
- Works Down to Two Discharged NiCd Battery Cells
- ESD Protected Inputs Up to 2.0 kV
- Pb-Free Packages are Available

Typical Applications

- Dual NiCd/NiMH Cell Powered Systems
- Portable Communication Devices
- Low Voltage Active Filters
- Power Supply Monitor and Control
- Interface to DSP



This device contains 68 active transistors.

Figure 1. Typical Application



ON Semiconductor®


http://onsemi.com

LOW VOLTAGE RAIL-TO-RAIL OPERATIONAL AMPLIFIER




CASE 483 SOT-23-5 SN SUFFIX

MARKING DIAGRAM




(Note: Microdot may be in either location)

PIN CONNECTIONS



Style 1 Pin Out (SN1T1)



Style 2 Pin Out (SN2T1)

ORDERING INFORMATION

Device	Package	Shipping [†]
NCS7101SN1T1	SOT-23-5	
NCS7101SN1T1G	SOT-23-5 (Pb-Free)	3000 Tape & Reel
NCS7101SN2T1	SOT-23-5	(7 inch Reel)
NCS7101SN2T1G	SOT-23-5 (Pb-Free)	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V _{CC} to V _{EE})	Vs	10	V
Input Differential Voltage Range (Note 1)	V _{IDR}	V _{EE} – 300 mV to 10 V	V
Input Common Mode Voltage Range (Note 1)	V _{ICR}	V _{EE} – 300 mV to 10 V	V
Output Short Circuit Duration (Note 2)	t _{SC}	Indefinite	sec
Junction Temperature	T _J	150	°C
Power Dissipation and Thermal Characteristics SOT–23–5 Package Thermal Resistance, Junction–to–Air Power Dissipation @ $T_A = 70^{\circ}C$	R _{θJA} P _D	220 364	°C/W mW
Storage Temperature Range	T _{stg}	-65 to 150	°C
ESD Protection at any Pin Human Body Model (Note 3)	V _{ESD}	2000	V

- Either or both inputs should not exceed the range of V_{EE} 300 mV to V_{EE} + 10 V.
 Maximum package power dissipation limits must be observed to ensure that the maximum junction temperature is not exceeded.
 _{T_J} = T_A + (P_DR_{θJA})
 ESD data available upon request.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 2.5 V, V_{EE} = -2.5 V, V_{CM} = V_O = 0, R_L to GND, T_A = 25°C, unless otherwise noted.)

Characteristics	Symbol	Min	Тур	Max	Unit
Input Offset Voltage V _{CC} = 0.9 V, V _{EE} = -0.9 V	V _{IO}				mV
$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C$ to 85°C		-7.0 -9.0	0.6 -	7.0 9.0	
$V_{CC} = 2.5 \text{ V}, V_{EE} = -2.5 \text{ V}$ $T_A = 25^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V}, V_{EE} = -5.0 \text{ V}$		-7.0 -9.0	0.6 -	7.0 9.0	
$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$		-7.0 -9.0	0.6	7.0 9.0	
Input Offset Voltage Temperature Coefficient (R _S = 50) $T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}$	$\Delta V_{IO}/\Delta T$	-	8.0	_	μV/°C
Input Bias Current (V _{CC} = 1.8 V to 10 V)	I _{IB}	-	1.0	-	pА
Common Mode Input Voltage Range	V _{ICR}	V _{EE}	-	V _{CC}	V
Large Signal Voltage Gain	A _{VOL}				kV/V
$V_{CC} = 5.0 \text{ V}, V_{EE} = -5.0 \text{ V}$ $R_L = 10 \text{ k}\Omega$ $R_L = 2.0 \text{ k}\Omega$		16 16	50 30	- -	
Output Voltage Swing, High ($V_{ID} = \pm 0.2 \text{ V}$)	V _{OH}				V
$V_{CC} = 0.9 \text{ V}, V_{EE} = -0.9 \text{ V} (T_A = 25^{\circ}\text{C})$ $R_L = 10 \text{ k}$ $R_L = 2.0 \text{ k}$ $T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$		0.85 0.80	0.88 0.82	- -	
$R_L = 10 \text{ k}$ $R_L = 2.0 \text{ k}$ $V_{CC} = 2.5 \text{ V}, V_{EE} = -2.5 \text{ V} (T_A = 25^{\circ}\text{C})$		0.85 0.79	- -	- -	
$R_L = 600$ $R_L = 2.0 \text{ k}$ $T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$		2.10 2.35	2.21 2.44	- -	
$R_L = 600$ $R_L = 2.0 \text{ k}$ $V_{CC} = 5.0 \text{ V}, V_{EE} = -5.0 \text{ V} (T_A = 25^{\circ}\text{C})$		2.00 2.40	- -	- -	
$R_L = 600$ $R_L = 2.0 \text{ k}$ $T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$		4.40 4.80	4.60 4.88	- -	
R _L = 600 R _L = 2.0 k		4.40 4.80	- -	- -	

DC ELECTRICAL CHARACTERISTICS (continued) $(V_{CC}=2.5 \text{ V}, V_{EE}=-2.5 \text{ V}, V_{CM}=V_O=0, R_L \text{ to GND, } T_A=25^{\circ}\text{C}, \text{ unless otherwise noted.})$

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Characteristics	Symbol	Min	Тур	Max	Unit
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V_{OL}				V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				0.00	0.95	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			_			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				0.02	0.00	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_	_	-0.85	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			-	-	-0.78	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				0.00	0.40	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			_	-2.30	-2.33	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			_	_	-2.00	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			_	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			_			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			_	-4.88	-4.80	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_	_	_4 35	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_	_		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		CMPP				dР
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		CIVIRR	65	_	_	uБ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				_	_	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		DCDD	65	_	_	dВ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1 OKK	0.5	_	_	uБ
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						A
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		ISC				mA
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			_	3.0	_	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			_		_	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$V_{CC} = +2.5 \text{ V}, V_{EE} = -2.5 \text{ V}$					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			-60	-25	-20	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			50	72	140	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						mΛ
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		'D				IIIA
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			_	0.97	1.20	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_	_		
$ T_{A} = -40^{\circ} C \text{ to } 85^{\circ} C $ $ V_{CC} = 5.0 \text{ V, } V_{EE} = -5.0 \text{ V} $ $ T_{A} = 25^{\circ} C $ $ - 1.13 1.40 $						
$V_{CC} = 5.0 \text{ V}, V_{EE} = -5.0 \text{ V}$ $T_A = 25^{\circ}\text{C}$ - 1.13 1.40			-	1.05		
T _A = 25°C - 1.13 1.40			_	_	1.40	
			l _	1.13	1.40	
0	$T_A = -40^{\circ}$ C to 85°C		_		1.50	

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 2.5 V, V_{EE} = -2.5 V, V_{CM} = V_O = 0, R_L to GND, T_A = 25°C, unless otherwise noted.)

Characteristics	Symbol	Min	Тур	Max	Unit
Slew Rate ($V_O = -2.0 \text{ to } 2.0 \text{ V}, R_L = 2.0 \text{ k}\Omega, A_V = 1.0$)	SR	0.7	1.2	3.0	V/μs
Gain Bandwidth Product (V _{CC} = 10 V)	GBW	0.5	1.0	3.0	MHz
Gain Margin ($R_L = 10 \text{ k}$, $C_L = 5.0 \text{ pF}$)	Am	-	6.5	_	dB
Phase Margin (R _L = 10 k, C _L = 5.0 pF)	φm	-	60	-	Deg
Power Bandwidth ($V_0 = 4.0 \text{ Vpp}, R_L = 2.0 \text{ k}\Omega, \text{THD} \le 1.0\%$)	BW _P	-	130	-	kHz
Total Harmonic Distortion (V $_{O}$ = 4.0 Vpp, R $_{L}$ = 2.0 k Ω , A $_{V}$ = 1.0) f = 1.0 kHz f = 10 kHz	THD	_ _	0.02 0.2	- -	%
Differential Input Resistance (V _{CM} = 0 V)	R _{in}	_	>1.0	_	tera Ω
Differential Input Capacitance (V _{CM} = 0 V)	C _{in}	-	2.0	_	pF
Equivalent Input Noise Voltage (Freq = 1.0 kHz)	e _n	_	140	_	nV/√Hz




Figure 2. Output Saturation Voltage versus Load Resistance

Figure 3. Output Saturation Voltage versus Load Current




Figure 4. Input Bias Current versus Temperature

Figure 5. Gain and Phase versus Frequency




Figure 6. Transient Response






Figure 7. Slew Rate



100 COMMON MODE REJECTION (dB) 90 $V_S = \pm 2.5 \ V$ 80 $R_L = \infty$ 70 T_A = 25°C 60 50 40 30 20 10 CMR, 0 10 100 1.0 k 10 k 100 k 1.0 M 10 M f, FREQUENCY (Hz)

Figure 8. Output Voltage versus Frequency

Figure 9. Common Mode Rejection versus Frequency







Figure 10. Power Supply Rejection versus Frequency

Figure 11. Output Short Circuit Sinking Current versus Supply Voltage






Figure 12. Output Short Circuit Sourcing Current versus Supply Voltage

Figure 13. Supply Current versus Supply Voltage with No Load




Figure 14. Total Harmonic Distortion versus Frequency with 5.0 V Supply

Figure 15. Total Harmonic Distortion versus Frequency with 10 V Supply




Figure 16. Total Harmonic Distortion versus Frequency with 5.0 V Supply

Figure 17. Total Harmonic Distortion versus Frequency with 10 V Supply




Figure 18. Slew Rate versus Temperature (Avg.)




Figure 19. Gain Bandwidth Product versus Temperature




Figure 20. Voltage Gain and Phase versus Frequency

Figure 21. Gain and Phase Margin versus Temperature




Figure 22. Gain and Phase Margin versus Differential Source Resistance

Figure 23. Gain and Phase Margin versus
Output Load Capacitance




Figure 24. Output Voltage Swing versus Supply Voltage






Figure 25. Gain and Phase Margin versus Supply Voltage



20 V_{IO}, INPUT OFFSET VOLTAGE (mV) V_S = ±2.5 V 15 $\mathsf{R}_\mathsf{L} = \infty$ $C_L = 0$ 10 $A_{V} = 1.0$ T_A = 25°C 5 0 -5 -10 -15 -3.0 -2.0 -1.0 0 1.0 2.0 3.0 V_{CM}, COMMON VOLTAGE RANGE (V)

Figure 26. Open Loop Voltage Gain versus Supply Voltage (Split Supplies)

Figure 27. Input Offset Voltage versus Common Mode Input Voltage Range, V_S = ±2.5 V






Figure 28. Input Offset Voltage versus Common Mode Input Voltage Range, $V_S = \pm 0.9 \text{ V}$

Figure 29. Common–Mode Input Voltage Range versus Power Supply Voltage

APPLICATION INFORMATION AND OPERATING DESCRIPTION

GENERAL INFORMATION

The NCS7101 is a rail–to–rail input, rail–to–rail output operational amplifier that features guaranteed 1.8 volt operation. This feature is achieved with the use of a modified analog CMOS process that allows the implementation of depletion MOSFET devices. The amplifier has a 1.0 MHz gain bandwidth product, 1.2 V/ μ s slew rate and is operational over a power supply range less than 1.8 V to as high as 10 V.


Inputs

The input topology of this device series is unconventional when compared to most low voltage operational amplifiers. It consists of an N-channel depletion mode differential transistor pair that drives a folded cascode stage and current mirror. This configuration extends the input common mode voltage range to encompass the V_{EE} and V_{CC} power supply rails, even when powered from a combined total of less than 1.8 volts. Figures 27 and 28 show the input common mode voltage range versus power supply voltage.

The differential input stage is laser trimmed in order to minimize offset voltage. The N-channel depletion mode MOSFET input stage exhibits an extremely low input bias current of less than 40 pA. The input bias current versus temperature is shown in Figure 4. Either one or both inputs can be biased as low as $V_{\rm EE}$ minus 300 mV to as high as 10 V without causing damage to the device. If the input common mode voltage range is exceeded, the output will not display a phase reversal but it may latch in the appropriate high or low state. The device can then be reset by removing and reapplying power. If the maximum input positive or negative voltage ratings are to be exceeded, a series resistor must be used to limit the input current to less than 2.0 mA.

The ultra low input bias current of the NCS7101 allows the use of extremely high value source and feedback resistor without reducing the amplifier's gain accuracy. These high value resistors, in conjunction with the device input and printed circuit board parasitic capacitances C_{in} , will add an additional pole to the single pole amplifier shown in Figure 30. If low enough in frequency, this additional pole can reduce the phase margin and significantly increase the output settling time. The effects of C_{in} , can be canceled by placing a zero into the feedback loop. This is accomplished with the addition of capacitor C_{fb} . An approximate value for C_{fb} can be calculated by:

$$C_{fb} = \frac{R_{in} \times C_{in}}{R_{fb}}$$




Cin = Input and printed circuit board capacitance

Figure 30. Input Capacitance Pole Cancellation

Output

The output stage consists of complementary P and N channel devices connected to provide rail—to—rail output drive. With a 2.0 k load, the output can swing within 100 mV of either rail. It is also capable of supplying over 95 mA when powered from 10 V and 3.0 mA when powered from 1.8 V.

When connected as a unity gain follower, the NCS7101 can directly drive capacitive loads in excess of 390 pF at room temperature without oscillating but with significantly reduced phase margin. The unity gain follower configuration exhibits the highest bandwidth and is most prone to oscillations when driving a high value capacitive load. The capacitive load in combination with the amplifier's output impedance, creates a phase lag that can result in an under-damped pulse response or a continuous oscillation. Figure 32 shows the effect of driving a large capacitive load in a voltage follower type of setup. When driving capacitive loads exceeding 390 pF, it is recommended to place a low value isolation resistor between the output of the op amp and the load, as shown in Figure 31. The series resistor isolates the capacitive load from the output and enhances the phase margin. Refer to Figure 33. Larger values of R will result in a cleaner output waveform but excessively large values will degrade the large signal rise and fall time and reduce the output's amplitude. Depending upon the capacitor characteristics, the isolation resistor value will typically be between 50 to 500 ohms. The output drive capability for resistive and capacitive loads is shown in Figures 2, 3, and 23.



Isolation resistor R = 50 to 500

Figure 31. Capacitance Load Isolation

Note that the lowest phase margin is observed at cold temperature and low supply voltage.




Figure 32. Small Signal Transient Response with Large Capacitive Load




Figure 33. Small Signal Transient Response with Large Capacitive Load and Isolation Resistor.




Figure 34. Square Wave Oscillator




Figure 35. Variable Duty Cycle Pulse Generator

signal can be programmed by adjusting the value of the trimpot. The capacitor voltage will oscillate between 1/3 and 2/3 of V_{CC} , since all the

resistors at the non-inverting input are of equal value.






Figure 36. Positive Capacitance Multiplier





$$f_L = \frac{1}{2 \pi R_1 C_1} \approx 200 \text{ Hz}$$

$$f_H = \frac{1}{2 \pi R_f C_f} \approx 4.0 \text{ kHz}$$

$$A_f = 1 + \frac{R_f}{R_2} = 11$$

Figure 37. Voice Band Filter





Figure 38. High Compliance Current Sink



Is	v _o
1.00 A	67.93 mV
0.50 A	78.67 mV

For best performance, use low tolerance resistors.

Figure 39. High Side Current Sense




Figure 40. Current Source




Figure 41. Current to Voltage Converter




Figure 42. Voltage to Current Converter




Figure 43. Differential Amplifier






Figure 44. Summing Amplifier

PACKAGE DIMENSIONS

SOT-23-5 / TSOP-5, SC59-5 CASE 483-02 ISSUE E






NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- A AND B DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	2.90	3.10	0.1142	0.1220	
В	1.30	1.70	0.0512	0.0669	
С	0.90	1.10	0.0354	0.0433	
D	0.25	0.50	0.0098	0.0197	
G	0.85	1.05	0.0335	0.0413	
Н	0.013	0.100	0.0005	0.0040	
7	0.10	0.26	0.0040	0.0102	
K	0.20	0.60	0.0079	0.0236	
L	1.25	1.55	0.0493	0.0610	
М	0 °	10°	0°	10°	
s	2.50	3.00	0.0985	0.1181	

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

NCS7101/D