© 2007 National Semiconductor Corporation

LMP2015 Single/LMP2016 Dual High Precision, Rail-to-Rail Output Operational Amplifier

General Description

N**ational** Semiconductor

The LMP2015/LMP2016 are the first members of National's new LMPTM precision amplifier family. The LMP2015/ LMP2016 offer unprecedented accuracy and stability in space-saving miniature packaging at an affordable price. These devices utilize patented techniques to measure and continually correct the input offset error voltage. The result is a series of amplifiers which are ultra stable over time and temperature. They have excellent CMRR and PSRR ratings, and do not exhibit the familiar 1/f voltage and current noise increase that plagues traditional amplifiers. The combination of characteristics makes the LMP2015/LMP2016 good choices for transducer amplifiers, high gain configurations, ADC buffer amplifiers, DAC I-V conversion, or any other 2.7V-5V application requiring precision and long term stability.

Other useful benefits of the LMP2015/LMP2016 are rail-to-rail output, a low supply current of 930 μ A, and a wide gain bandwidth product of 3 MHz. These extremely versatile features provide high performance and ease of use.

Features

(For $V_S = 5V$, Typical unless otherwise noted)

•	0	,
	Low guaranteed V _{OS} over temperature	10 µV
	Low noise with no 1/f	35 nV/√Hz
	High CMRR	130 dB
	High PSRR	120 dB
	High A _{VOL}	130 dB
	Wide gain bandwidth product	3 MHz
	High slew rate	4 V/µs
	Low supply current	930 µA
	Rail-to-Rail output	30 mV
	No external capacitors required	

Applications


- Precision instrumentation amplifiers
- Thermocouple amplifiersStrain gauge bridge amplifier
- Strain gauge bridge a
- ADC driver


Ordering Information


Package	Part Number	Temperature Range	Package Marking	Transport Media	NSC Drawing	
5-Pin SOT23	SOT23 LMP2015MF AD5A 1k Units Tape ar		1k Units Tape and Reel	MF05A		
5-PIII 50125	LMP2015MFX	015MFX AD5A		3k Units Tape and Reel	MFUSA	
	LMP2015MA		LMP2015MA	95 Units/Rail		
8-Pin SOIC	LMP2015MAX	–40°C to 125°C		2.5k Units Tape and Reel	M08A	
0-PIII 3010	LMP2016MA	-40 0 10 125 0	LMP2016MA	95 Units/Rail	IVIUOA	
	LMP2016MAX		LIVIF2010IVIA	2.5k Units Tape and Reel		
8-Pin MSOP	LMP2016MM		AE5A	1k Units Tape and Reel	MUA08A	
0-FIII M30F	LMP2016MMX		AESA	3.5k Units Tape and Reel	MUAU6A	

202125

Connection Diagrams







LMP2015 Single/LMP2016 Dual High Precision, Rail-to-Rail Output Operational Amplifier

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Human Body Model	2000V
Machine Model	200V
Supply Voltage	5.8V
Common Mode Input Voltage	$-0.3 \le V_{CM} \le V_{CC} + 0.3V$
Lead Temperature (soldering 10 sec.)	+300°C

Differential Input Voltage	±Supply Voltage
Current at Input Pin	30 mA
Current at Output Pin	30 mA
Current at Power Supply Pin	50 mA

Operating Ratings (Note 1)

Supply Voltage	2.7V to 5.25V
Storage Temperature Range	–65°C to 150°C
Temperature Range (Note 3)	-40°C to 125°C

2.7V DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_A = 25^{\circ}C$, V⁺ = 2.7V, V⁻ = 0V, V_{CM} = 1.35V, V_O = 1.35V and R_L > 1 M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
V _{OS}	Input Offset Voltage (LMP2015 only)			0.8	5 10	
	Input Offset Voltage (LMP2016 only)			0.8	5 10	μV
	Offset Calibration Time			0.5	10 12	ms
TCV _{OS}	Input Offset Voltage			0.015	.05	µV/°C
	Long Term Offset Drift			0.006		µV/month
	Lifetime V _{OS} Drift			2.5		μV
I _{IN}	Input Current			-3		pА
I _{os}	Input Offset Current			6		pА
R _{IND}	Input Differential Resistance			9		MΩ
CMRR	Common Mode Rejection Ratio	$-0.3 \le V_{CM} \le 0.9V$ $0 \le V_{CM} \le 0.9V$	95 90	130		dB
CMVR	Input Common Mode Range	CMRR ≥ 95 dB	-0.3		0.9	
		CMRR ≥ 90 dB	0		0.9	dB
PSRR	Power Supply Rejection Ratio	$V^+ - V^- = 2.7V$ to 5V, $V_{CM} = 0V$	95 90	120		dB
Vo	Output Swing (LMP2015 only)	$R_L = 10$ kΩ to 1.35V V _{IN} (diff) = ±0.5V	2.665 2.655	2.68		v
				0.033	0.060 0.075	
		$R_L = 2 k\Omega$ to 1.35V V _{IN} (diff) = ±0.5V	2.630 2.615	2.65		v
				0.061	0.085 0.105	
	Output Swing (LMP2016 only)	$R_L = 10 k\Omega$ to 1.35V V _{IN} (diff) = ±0.5V	2.64 2.63	2.68		- V
				0.033	0.060 0.075	
		$R_L = 2 k\Omega$ to 1.35V V _{IN} (diff) = ±0.5V	2.615 2.6	2.65		v
				0.061	0.085 0.105	

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
A _{VOL}	Open Loop Voltage Gain	$R_L = 10 \text{ k}\Omega$	95 90	130		dB
		$R_L = 2 k\Omega$	90 85	124		uв
I _O	Output Current	Sourcing, $V_O = 0V$ $V_{IN}(diff) = \pm 0.5V$	5 3	12		
		Sinking, $V_0 = 5V$ V_{IN} (diff) = ±0.5V	5 3	18		mA
I _S	Supply Current per Channel			0.919	1.20 1.50	mA

2.7V AC Electrical Characteristics $T_A = 25^{\circ}C$, $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = 1.35V$, $V_O = 1.35V$, and $R_L > 1 M\Omega$. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
GBWP	Gain Bandwidth Product			3		MHz
SR	Slew Rate			4		V/µs
θ _m	Phase Margin			60		Deg
G _m	Gain Margin			-14		dB
e _n	Input Referred Voltage Noise			35		nV/√Hz
i _n	Input Referred Current Noise					pA/√Hz
e _n p-p	Input Referred Voltage Noise	R _S = 100Ω, DC to 10 Hz		850		nV _{PP}
t _{rec}	Input Overload Recovery Time			50		ms

5V DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_A = 25^{\circ}C$, V⁺ = 5V, V⁻ = 0V, V_{CM} = 2.5V, V_O = 2.5V and R_L > 1 MΩ. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
V _{OS}	Input Offset Voltage (LMP2015 only)			0.12	5 10	
	Input Offset Voltage (LMP2016 only)			0.12	5 10	ΨV
	Offset Calibration Time			0.5	10 12	ms
TCV _{OS}	Input Offset Voltage			0.015	.05	µV/°C
	Long Term Offset Drift			0.006		µV/month
	Lifetime V _{OS} Drift			2.5		μV
I _{IN}	Input Current			-3		рА
I _{OS}	Input Offset Current			6		pА
R _{IND}	Input Differential Resistance			9		MΩ
CMRR	Common Mode Rejection Ratio	$-0.3 \le V_{CM} \le 3.2$ $0 \le V_{CM} \le 3.2$	100 90	130		dB
CMVR	Input Common Mode Range	CMRR ≥ 100 dB	-0.3		3.2	
		CMRR ≥ 90 dB	0		3.2	dB
PSRR	Power Supply Rejection Ratio	$V^{\scriptscriptstyle +}-V^{\scriptscriptstyle -}=2.7V$ to 5V, $V^{\scriptscriptstyle }_{CM}=0V$	95 90	120		dB

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
Vo	Output Swing (LMP2015 only)	$R_L = 10$ kΩ to 2.5V V_{IN} (diff) = ±0.5V	4.96 4.95	4.978		V
				0.040	0.070 0.085	v
		$R_L = 2 k\Omega \text{ to } 2.5V$ $V_{IN}(diff) = \pm 0.5V$	4.895 4.875	4.919		V
				0.091	0.115 0.140 0.080 0.095	v
	Output Swing (LMP2016 only)	$R_L = 10$ kΩ to 2.5V V_{IN} (diff) = ±0.5V	4.92 4.91	4.978		V
				0.040		V
		$R_L = 2 k\Omega$ to 2.5V V_{IN} (diff) = ±0.5V	4.875 4.855	4.919		v
				0.0.91	0.125 0.150	
A _{VOL}	Open Loop Voltage Gain	R _L = 10 kΩ	105 100	130		
		$R_L = 2 k\Omega$	95 90	132		dB
Ι _Ο	Output Current	Sourcing, $V_0 = 0V$ $V_{IN}(diff) = \pm 0.5V$	8 6	15		
		Sinking, $V_0 = 5V$ $V_{IN}(diff) = \pm 0.5V$	8 6	17		mA
I _s	Supply Current per Channel			0.930	1.20 1.50	mA

5V AC Electrical Characteristics $T_A = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 2.5V$, $V_O = 2.5V$, and $R_L > 1 \text{ M}\Omega$.

Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
GBW	Gain-Bandwidth Product			3		MHz
SR	Slew Rate			4		V/µs
θ _m	Phase Margin			60		deg
G _m	Gain Margin			-15		dB
e _n	Input-Referred Voltage Noise			35		nV/√Hz
i _n	Input-Referred Current Noise					pA/√Hz
e _n p-p	Input-Referred Voltage Noise	$R_{\rm S}$ = 100 Ω , DC to 10 Hz		850		nV _{PP}
t _{rec}	Input Overload Recovery Time			50		ms

Note 1: Absolute Maximum Ratings indicate limits beyond which damage may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC Board.

Note 4: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 5: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality control (SQC) method.

Typical Performance Characteristics $T_A = 25^{\circ}C$, $V_S = 5V$ unless otherwise specified. Supply Current vs. Supply Voltage Offset Voltage vs. Supply Voltage 30 25 1.4 SUPPLY CURRENT/ CH (mA) 20 1.3 15 OFFSET VOLTAGE (µV) 125[°]C 40,°C 1.2 10 25°C 1.1 5 85°C 0 1.0 -5 0.9 25°C 85°C -10 0.8 125°C -15 0.7 -20 -40°C 0.6 -25 0.5

3.5

2.5

3.0

4.0


SUPPLY VOLTAGE (V)


5.0


5.5


20212555

4.5













Offset Voltage vs. Common Mode Voltage (V_s = +2.7V)





































Open Loop Gain and Phase vs. Temperature @ 2.7V










20212512

Open Loop Gain and Phase vs. Temperature @ 5V



20212537



THD+N vs. Frequency

++++

1k

FREQUENCY (Hz)

٧s

10k

100k

20212513

V_{OUT} = 2 V_{PP} MEAS BW = 500 kHz

V_S = 5V

s = 2.

100

R_L = 10 kΩ

A_V = +10

10


1


0.1

0.01

10

THD+N (%)





20212515

Application Information THE BENEFITS OF THE LMP2015/LMP2016's NO 1/f NOISE

Using patented methods, the LMP2015/LMP2016 eliminate the 1/f noise present in other amplifiers. That noise, which increases as frequency decreases, is a major source of measurement error in all DC-coupled measurements. Low frequency noise appears as a constantly changing signal in series with any measurement being made. As a result, even when the measurement is made rapidly, this constantly changing noise signal will corrupt the result. The value of this noise signal can be surprisingly large. For example: If a conventional amplifier has a flat-band noise level of 10 nV/ \sqrt{Hz} and a noise corner of 10 Hz, the RMS noise at 0.001 Hz is 1 μ V/ \sqrt{Hz} . This is equivalent to a 0.50 μ V peak-to-peak error, in the frequency range 0.001 Hz to 1.0 Hz. In a circuit with a gain of 1000, this produces a 0.50 mV peak-to-peak output error. This number of 0.001 Hz might appear unreasonably low, but when a data acquisition system is operating for 17 minutes, it has been on long enough to include this error. In this same time, the LMP2015/LMP2016 will have only a 0.21 mV output error. This is smaller by 2.4 x. Keep in mind that this 1/f error gets even larger at lower frequencies. At the extreme, many people try to reduce this error by integrating or taking several samples of the same signal. This is also doomed to failure because the 1/f nature of this noise means that taking longer samples just moves the measurement into lower frequencies where the noise level is even higher.

The LMP2015/LMP2016 eliminate this source of error. The noise level is constant with frequency so that reducing the bandwidth reduces the errors caused by noise.

Another source of error that is rarely mentioned is the error voltage caused by the inadvertent thermocouples created when the common "Kovar type" IC package lead materials are soldered to a copper printed circuit board. These steel based leadframe materials can produce over 35 μ V/°C when soldered onto a copper trace. This can result in thermocouple noise that is equal to the LMP2015/LMP2016 noise when there is a temperature difference of only 0.0014°C between the lead and the board!

For this reason, the lead frame of the LMP2015/LMP2016 is made of copper. This results in equal and opposite junctions which cancel this effect. The extremely small size of the SOT23 package results in the leads being very close together. This further reduces the probability of temperature differences and hence decreases thermal noise.

OVERLOAD RECOVERY

The LMP2015/LMP2016 recover from input overload much faster than most chopper-stabilized op amps. Recovery from driving the amplifier to 2X the full scale output, only requires about 40 ms. Many chopper-stabilized amplifiers will take from 250 ms to several seconds to recover from this same overload. This is because large capacitors are used to store the unadjusted offset voltage.




FIGURE 1. Overload Recovery Test

The wide bandwidth of the LMP2015/LMP2016 enhance performance when it is used as an amplifier to drive loads that inject transients back into the output. ADCs (Analog-to-Digital Converters) and multiplexers are examples of this type of load. To simulate this type of load, a pulse generator producing a 1V peak square wave was connected to the output through a 10 pF capacitor. (*Figure 1*) The typical time for the output to recover to 1% of the applied pulse is 80 ns. To recover to 0.1% requires 860 ns. This rapid recovery is due to the wide bandwidth of the output stage and large total GBWP.

NO EXTERNAL CAPACITORS REQUIRED

The LMP2015/LMP2016 do not need external capacitors. This eliminates the problems caused by capacitor leakage and dielectric absorption, which can cause delays of several seconds from turn-on until the amplifier's error has settled.

MORE BENEFITS

The LMP2015/LMP2016 offer the benefits mentioned above and more. These parts have rail-to-rail outputs and consume only 950 μ A of supply current while providing excellent DC and AC electrical performance. In DC performance, the LMP2015/LMP2016 achieve 130 dB of CMRR, 120 dB of PSRR and 130 dB of open loop gain. In AC performance, the LMP2015/LMP2016 provide 3 MHz of gain bandwidth product and 4 V/µs of slew rate.

HOW THE LMP2015/LMP2016 WORK

The LMP2015/LMP2016 use new, patented techniques to achieve the high DC accuracy traditionally associated with chopper-stabilized amplifiers without the major drawbacks produced by chopping. The LMP2015/LMP2016 continuously monitor the input offset and correct this error. The conventional chopping process produces many mixing products, both sums and differences, between the chopping frequency and the incoming signal frequency. This mixing causes a large amount of distortion, particularly when the signal frequency approaches the chopping frequency. Even without an incoming signal, the chopper harmonics mix with each other to produce even more trash. To explain this Figure 2 shows a plot, of the output of a typical (MAX432) chopper-stabilized op amp. This is the output when there is no incoming signal, just the amplifier in a gain of -10 with the input grounded. The chopper is operating at about 150 Hz; the rest is mixing products. Add an input signal and the noise gets much worse. Compare this plot with Figure 3 of the LMP2015/LMP2016. This data was taken under the exact same conditions. The auto-zero action is visible at about 30 kHz but note the absence of mixing products at other frequencies. As a result, the LMP2015/LMP2016 have very low distortion of 0.02% and very low mixing products.




FIGURE 2. The Output of a Chopper Stabilized Op Amp (MAX432)





FIGURE 3. The Output of the LMP2015/LMP2016

INPUT CURRENTS

The LMP2015/LMP2016 input currents are different than standard bipolar or CMOS input currents in that it appears as a current flowing in one input and out the other. Under most operating conditions, these currents are in the picoamp level and will have little or no effect in most circuits. These currents tend to increase slightly when the common-mode voltage is near the minus supply. (See the typical curves.) At high temperatures such as 85°C, the input currents become larger, 0.5 nA typical, and are both positive except when the V_{CM} is near V-. If operation is expected at low common-mode voltages and high temperature, do not add resistance in series with the inputs to balance the impedances. Doing this can cause an increase in offset voltage. A small resistance such as 1 k Ω can provide some protection against very large transients or overloads, and will not increase the offset significantly.

PRECISION STRAIN GAUGE AMPLIFIER

This strain gauge amplifier (*Figure 4*) provides high gain (1006 or ~60 dB) with very low offset and drift. Using the resistors' tolerances as shown, the worst case CMRR will be greater than 108 dB. The CMRR is directly related to the resistor mismatch. The rejection of common-mode error, at the output, is independent of the differential gain, which is set by R3. The CMRR is further improved, if the resistor ratio matching is improved, by specifying tighter-tolerance resistors, or by trimming.



20212518

FIGURE 4. Precision Strain Gauge Amplifier

Extending Supply Voltages and Output Swing by Using a Composite Amplifier Configuration

In cases where substantially higher output swing is required with higher supply voltages, arrangements such as those shown in Figure 5 and Figure 6 can be used. These configurations utilize the excellent DC performance of the LMP2015 while allowing the superior voltage and frequency capabilities of the LM6171 to set the dynamic performance of the overall amplifier. For example, it is possible to achieve ±12V output swing with 300 MHz of overall GBW ($A_V = 100$) while keeping the worst case output shift due to V_{OS} less than 4 mV. The LMP2015 output voltage is kept at about mid-point of its overall supply voltage, and its input common mode voltage range allows the V- terminal to be grounded in one case (Figure 5, inverting operation) and tied to a small non-critical negative bias in another (Figure 6, non-inverting operation). Higher closed loop gains are also possible with a corresponding reduction in realizable bandwidth. Table 1 shows some other closed loop gain possibilities along with the measured performance in each case.





FIGURE 5. Composite Amplifier Configuration

AV	R1	R2	C2	BW	SR	en p-p
	Ω	Ω	pF	MHz	(V/µs)	(mV _{PP})
50	200	10k	8	3.3	178	37
100	100	10k	10	2.5	174	70
100	1k	100k	0.67	3.1	170	70
500	200	100k	1.75	1.4	96	250
1000	100	100k	2.2	0.98	64	400

TABLE 1. Composite Amplifier Measured Performance

In terms of the measured output peak-to-peak noise, the following relationship holds between output noise voltage; $e_n p$ -p, the closed-loop gain; A_V , and -3 dB bandwidth; BW:

$$\frac{e_{npp1}}{e_{npp2}} = \sqrt{\frac{BW1}{BW2}} \bullet \frac{A_V 1}{A_V 2}$$
(1)



It should be kept in mind that in order to minimize the output noise voltage for a given closed loop gain setting, one could minimize the overall bandwidth. As can be seen from *Equation 1*, the output noise has a square root relationship to the bandwidth.

In the case of the inverting configuration, it is also possible to increase the input impedance of the overall amplifier by raising the value of R1. This can be done without having to increase the feedback resistor, R2, to impractical values, by utilizing a "Tee" network as feedback. See the LMC6442 datasheet (Application Information section) for more details on this.




FIGURE 7. AC Coupled ADC Driver

LMP2015 AS AN ADC DRIVER

The LMP2015 is a great choice for an amplifier stage immediately before the input of an ADC (Analog-to-Digital Converter) as an ADC driver, whether AC or DC coupled. See *Figure 7* and *Figure 8*. This is because of the following important characteristics:

- A) Very low offset voltage and offset voltage drift over time and temperature allow a high closed loop gain setting without introducing any short term or long term errors. For example, when set to a closed loop gain of 100 as the analog input amplifier for a 12-bit A/D converter, the overall conversion error over full operation temperature and 30 year life of the part (operating at 50°C) would be less than 5 LSBs.
- B) Fast large signal settling time to 0.01% of final value (1.4 $\mu s)$ allows 12-bit accuracy at a sampling rate of 100 kHz or more.
- **C)** No flicker (1/f) noise means unsurpassed data accuracy over any measurement period of time, no matter how long. Consider the following op amp performance, based on a typical low noise, high performance commercially-available device, for comparison:

Op amp flatband noise = $8 \text{ nV}/\sqrt{\text{Hz}}$ 1/f corner frequency = 100 Hz A_V = 2000 Measurement time = 100 sec Bandwidth = 2 Hz

This example will result in about 2.2 mV_{PP} (1.9 LSB) of output noise contribution due to the op amp alone, compared to about 594 μ V_{PP} (less than 0.5 LSB) when that op amp is replaced with the LMP2015 which has no 1/f contribution. If the measurement time is increased from 100 seconds to 1 hour, the improvement realized by using the LMP2015 would be a factor of about 4.8 times (2.86 mV_{PP} compared to 596 μ V when LMP2015 is used). This is mainly because the LMP2015 accuracy is not compromised by increasing the observation time.

LMP2015 Single/LMP2016 Dual

- **D)** Copper leadframe construction minimizes any thermocouple effects which would degrade low level/high gain data conversion application accuracy (see discussion in *"The Benefits of the LMP2015"* section).
- **E)** Rail-to-Rail output swing maximizes the ADC dynamic range in 5V single supply converter applications. *Figure 7* and *Figure 8* are typical block diagrams showing the LMP2015 used as an ADC driver.






FIGURE 8. DC Coupled ADC Driver

LMP2015 Single/LMP2016 Dual





8-Pin MSOP NS Package Number MUA08A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:							
Pr	oducts	Design Support					
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench				
Audio	www.national.com/audio	Analog University	www.national.com/AU				
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes				
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts				
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green				
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging				
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality				
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns				
Power Management	www.national.com/power	Feedback	www.national.com/feedback				
Switching Regulators	www.national.com/switchers						
LDOs	www.national.com/ldo						
LED Lighting	www.national.com/led						
PowerWise	www.national.com/powerwise						
Serial Digital Interface (SDI)	www.national.com/sdi						
Temperature Sensors	www.national.com/tempsensors						
Wireless (PLL/VCO)	www.national.com/wireless						

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY BIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor National Semiconductor Europe Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560