

# TS512MKR72V3NL

240PIN DDR3 1333 VLP Registered DIMM  
4GB With 256Mx8 CL9

## Description


The TS512MKR72V3NL is a 512M x 72bits DDR3-1333 VLP Registered DIMM. The TS512MKR72V3NL consists of 18pcs 256Mx8bits DDR3 SDRAMs in FBGA packages, 1 pcs register in 177 ball TFBGA package and a 2048 bits serial EEPROM on a 240-pin printed circuit board. The TS512MKR72V3NL is a Dual In-Line Memory Module and is intended for mounting into 240-pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operation frequencies, programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

## Features

- RoHS compliant products.
- JEDEC standard 1.5V  $\pm$  0.075V Power supply
- VDDQ=1.5V  $\pm$  0.075V
- Clock Freq: 667MHZ for 1333Mb/s/Pin.
- Programmable CAS Latency: 6, 7, 8, 9
- Programmable Additive Latency (Posted /CAS): 0, CL-2 or CL-1 clock
- Programmable /CAS Write Latency (CWL) = 7
- 8 bit pre-fetch
- Burst Length: 4, 8
- Bi-directional Differential Data-Strobe
- Internal calibration through ZQ pin
- On Die Termination with ODT pin
- Serial presence detect with EEPROM
- Asynchronous reset

## Placement



PCB: 09-3080

# TS512MKR72V3NL

240PIN DDR3 1333 VLP Registered DIMM  
4GB With 256Mx8 CL9

## Dimensions

Side	Millimeters	Inches
A	133.35±0.15	5.250±0.006
B	71	2.795
C	47	1.850
D	5	0.197
E	2.5	0.098
F	1.5±0.10	0.059±0.039
G	5.175	0.204
H	2.2	0.087
I	3±0.1	0.118±0.00394
J	9.5	0.374
K	15.8	0.622
L	18.75±0.15	0.738±0.006
M	1.27±0.10	0.050±0.004

(Refer Placement)

## Pin Identification

Symbol	Function
A0~A13, BA0~BA2	Address Inputs
/RAS	Row Address Strobe
/CAS	Column Address Strobe
/WE	Write Enable
/S0, /S1	Chip Selects
CKE0, CKE1	Clock Enables
ODT0, ODT1	On-die termination control
DQ0~DQ63	Data Input/Output
CB0~CB7	ECC Check bits
DQS0~DQS8 /DQS0~/DQS8	Data Strobe
DM0~DM8	Data Masks
CK0, /CK0 CK1, /CK1	Clocks Input
/RESET	Reset Pin
/EVENT	Temperature Event Pin
VDD	Core and I/O Power
VSS	Ground
VREFDQ VREFCA	Input/Output Reference
VTT	Termination Voltage
VDDSPD	SPD Power
SCL	SPD Clock Input
SDA	SPD Data
SA0~SA2	SPD Address
NC	No Connection

# TS512MKR72V3NL

240PIN DDR3 1333 VLP Registered DIMM  
4GB With 256Mx8 CL9


## Pinouts:

Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name
01	VREFDQ	41	VSS	81	DQ32	121	VSS	161	TDQS17	201	DQ37
02	VSS	42	/DQS8	82	DQ33	122	DQ4	162	/TDQS17	202	VSS
03	DQ0	43	DQS8	83	VSS	123	DQ5	163	VSS	203	TDQS13
04	DQ1	44	VSS	84	/DQS4	124	VSS	164	CB6	204	/TDQS13
05	VSS	45	CB2	85	DQS4	125	TDQS9	165	CB7	205	VSS
06	/DQS0	46	CB3	86	VSS	126	/TDQS9	166	VSS	206	DQ38
07	DQS0	47	VSS	87	DQ34	127	VSS	167	NC	207	DQ39
08	VSS	48	Vtt,NC	88	DQ35	128	DQ6	168	RESET	208	VSS
09	DQ2	49	Vtt,NC	89	VSS	129	DQ7	169	NC	209	DQ44
10	DQ3	50	CKE0	90	DQ40	130	VSS	170	VDD	210	DQ45
11	VSS	51	VDD	91	DQ41	131	DQ12	171	A15	211	VSS
12	DQ8	52	BA2	92	VSS	132	DQ13	172	A14	212	TDQS14
13	DQ9	53	NC	93	/DQS5	133	VSS	173	VDD	213	/TQS14
14	VSS	54	VDD	94	DQS5	134	TDQS10	174	A12	214	VSS
15	/DQS1	55	A11	95	VSS	135	/TDQS10	175	A9	215	DQ46
16	DQS1	56	A7	96	DQ42	136	VSS	176	VDD	216	DQ47
17	VSS	57	VDD	97	DQ43	137	DQ14	177	A8	217	VSS
18	DQ10	58	A5	98	VSS	138	DQ15	178	A6	218	DQ52
19	DQ11	59	A4	99	DQ48	139	VSS	179	VDD	219	DQ53
20	VSS	60	VDD	100	DQ49	140	DQ20	180	A3	220	VSS
21	DQ16	61	A2	101	VSS	141	DQ21	181	A1	221	TDQS15
22	DQ17	62	VDD	102	/DQS6	142	VSS	182	VDD	222	/TDQS15
23	VSS	63	CK1	103	DQS6	143	TDQS11	183	VDD	223	VSS
24	/DQS2	64	/CK1	104	VSS	144	/TDQS11	184	CK0	224	DQ54
25	DQS2	65	VDD	105	DQ50	145	VSS	185	/CK0	225	DQ55
26	VSS	66	VDD	106	DQ51	146	DQ22	186	VDD	226	VSS
27	DQ18	67	VREFCA	107	VSS	147	DQ23	187	/EVENT	227	DQ60
28	DQ19	68	NC	108	DQ56	148	VSS	188	A0	228	DQ61
29	VSS	69	VDD	109	DQ57	149	DQ28	189	VDD	229	VSS
30	DQ24	70	A10	110	VSS	150	DQ29	190	BA1	230	TDQS16
31	DQ25	71	BA0	111	/DQS7	151	VSS	191	VDD	231	/TDQS16
32	VSS	72	VDD	112	DQS7	152	TDQS12	192	/RAS	232	VSS
33	/DQS3	73	/WE	113	VSS	153	/TDQS12	193	/S0	233	DQ62
34	DQS3	74	/CAS	114	DQ58	154	VSS	194	VDD	234	DQ63
35	VSS	75	VDD	115	DQ59	155	DQ30	195	ODT0	235	VSS
36	DQ26	76	/S1	116	VSS	156	DQ31	196	A13	236	VDDSPD
37	DQ27	77	ODT1	117	SA0	157	VSS	197	VDD	237	SA1
38	VSS	78	VDD	118	SCL	158	CB4	198	NC	238	SDA
39	CB0	79	/S2,NC	119	SA2	159	CB5	199	VSS	239	VSS
40	CB1	80	VSS	120	VTT	160	VSS	200	DQ36	240	VTT

# TS512MKR72V3NL

240PIN DDR3 1333 VLP Registered DIMM  
4GB With 256Mx8 CL9

## Block Diagram



This technical information is based on industry standard data and tests believed to be reliable. However, Transcend makes no warranties, either expressed or implied, as to its accuracy and assume no liability in connection with the use of this product. Transcend reserves the right to make changes in specifications at any time without prior notice.

# TS512MKR72V3NL

240PIN DDR3 1333 VLP Registered DIMM  
4GB With 256Mx8 CL9

## Operating Temperature Condition

Parameter	Symbol	Rating	Unit	Note
Operating Temperature	TOPER	0 to 85	°C	1,2

Note: 1. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.  
2. At 0 - 85°C, operation temperature range are the temperature which all DRAM specification will be supported.

## Absolute Maximum DC Ratings

Parameter	Symbol	Value	Unit	Notes
Voltage on VDD relative to Vss	VDD	-0.4 ~ 1.975	V	1
Voltage on VDDQ pin relative to Vss	VDDQ	-0.4 ~ 1.975	V	1
Voltage on any pin relative to Vss	VIN, VOUT	-0.4 ~ 1.975	V	1
Storage temperature	TSTG	-55~+100	°C	1,2

Note: 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.  
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

## AC & DC Operating Conditions

### Recommended DC operating conditions (SSTL -1.5)

Parameter	Symbol	Rating			Unit	Notes
		Min	Typ.	Max		
Supply voltage	VDD	1.425	1.5	1.575	V	1, 2
Supply voltage for Output	VDDQ	1.425	1.5	1.575	V	1, 2
I/O Reference Voltage (DQ)	VREF <sub>DQ</sub> (DC)	0.49*VDDQ	0.50*VDDQ	0.51*VDDQ	V	3
I/O Reference Voltage (CMD/ADD)	VREF <sub>CA</sub> (DC)	0.49*VDDQ	0.50*VDDQ	0.51*VDDQ	V	3
AC Input Logic High	VIH(AC)	VREF+0.175	-	-	V	
AC Input Logic Low	VIL(AC)	-	-	VREF-0.175	V	
DC Input Logic High	VIH(DC)	VREF+0.1	-	VDD	V	
DC Input Logic Low	VIL(DC)	VSS	-	VREF-0.1	V	

Note: There is no specific device VDD supply voltage requirement for SSTL-1.5 compliance.

- Under all conditions VDDQ must be less than or equal to VDD.
- VDDQ tracks with VDD, AC parameters are measured with VDD and VDDQ tied together.
- Peak to peak AC noise on VREF may not allow deviate from VREF(DC) by more than +/-1% VDD.

## AC Input Level for Differential Signals

Parameter	Symbol	Value		Unit	Note
Differential Input Logical High	VIHdiff	+200	-	mV	
Differential Input Logical Low	VILdiff	-	-200		

# TS512MKR72V3NL

240PIN DDR3 1333 VLP Registered DIMM  
4GB With 256Mx8 CL9

## IDD Specification parameters Definition

(IDD values are for full operating range of Voltage and Temperature)

Parameter	Symbol	Max.	Unit	Note
<b>Operating One bank Active-Precharge current;</b> tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD0	1,934	mA	
<b>Operating One bank Active-read-Precharge current;</b> IOUT = 0mA; BL = 8, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC (IDD), tRAS = tRASmin(IDD), tRCD = tRCD(IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	IDD1	2,024	mA	
<b>Precharge power-down current;</b> All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	IDD2P	970	mA	
<b>Precharge quiet standby current;</b> All banks idle; tCK = tCK(IDD); CKE is HIGH, /CS is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	IDD2Q	1,664	mA	
<b>Precharge standby current;</b> All banks idle; tCK = tCK(IDD); CKE is HIGH, /CS is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD2N	1,150	mA	
<b>Active power - down current;</b> All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	IDD3P	1,150	mA	
<b>Active standby current;</b> All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, /CS is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD3N	1,844	mA	
<b>Operating burst read current;</b> All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	IDD4R	2,609	mA	
<b>Operating burst write current;</b> All banks open, Continuous burst writes; BL = 8, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING IDD4R	IDD4W	2,654	mA	
<b>Burst refresh current;</b> tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, /CS is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD5	3,104	mA	
<b>Self refresh current;</b> CK and /CK at 0V; CKE = 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	IDD6	816	mA	
<b>Operating bank interleave read current;</b> All bank interleaving reads, IOUT = 0mA; BL = 8, CL = CL(IDD), AL = tRCD(IDD)-1*tCK(IDD); tCK = tCK(IDD), Trc = tRC(IDD), tRRD = tRRD(IDD), tRCD = 1*tCK(IDD); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as IDD4R;	IDD7	3,284	mA	

Note: 1. Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading capacitor.

# TS512MKR72V3NL

240PIN DDR3 1333 VLP Registered DIMM  
4GB With 256Mx8 CL9

## Timing Parameters & Specifications

Parameter	Symbol	Min	Max	Unit	Note
Average Clock Period, CL=9	tCK	1.5	1.875	ns	
CK high-level width	tCH	0.47	0.53	tCK	
CK low-level width	tCL	0.47	0.53	tCK	
DQS, /DQS to DQ skew, per group, per access	tDQSQ	-	125	ps	
DQ output hold time from DQS, /DQS	tQH	0.38	-	tCK	
DQ low-impedance time from CK, /CK	tLZ(DQ)	-500	250	ps	
DQ high-impedance time from CK, /CK	tHZ(DQ)	-	250	ps	
Data setup time to DQS, /DQS reference to Vih(ac)Vil(ac) levels	tDS	30	-	ps	
Data hold time to DQS, /DQS reference to Vih(ac)Vil(ac) levels	tDH	65	-	ps	
DQ and DM input pulse width for each input	tDIPW	400	-	ps	
DQS, /DQS Read preamble	tRPRE	0.9	-	tCK	
DQS, /DQS differential Read postamble	tRPST	0.3	TBD	tCK	
DQS, /DQS Write preamble	tWPRE	0.9	-	tCK	
DQS, /DQS Write postamble	tWPST	0.3	-	tCK	
DQS, /DQS low-impedance time	tLZ(DQS)	-500	250	ps	
DQS, /DQS high-impedance time	tHZ(DQS)	-	250	ps	
DQS, /DQS differential input low pulse width	tDQSL	0.45	0.55	tCK	
DQS, /DQS differential input high pulse width	tDQSH	0.45	0.55	tCK	
DQS, /DQS rising edge to CK, /CK rising edge	tDQSS	-0.25	+0.25	tCK	
DQS, /DQS falling edge setup time to CK, /CK rising edge	tDSS	0.2	-	tCK	
DQS, /DQS falling edge hold time to CK, /CK rising edge	tDSH	0.2	-	tCK	
Delay from start of Internal write transaction to Internal read command	tWTR	Max (4tck, 7.5ns)	-		
Write recovery time	tWR	15	-	ns	
Mode register set command cycle time	tMRD	4	-	tCK	
/CAS to /CAS command delay	tCCD	4	-	nCK	
Auto precharge write recovery + precharge time	tDAL	tWR+tRP/tck		nCK	
Active to active command period for 1KB page size	tRRD	Max (4tck, 6)	-	ns	
Active to active command period for 2KB page size	tRRD	Max (4tck, 7.5)	-	ns	
Four Activate Window for 1KB page size products	tFAW	30	-	ns	

# TS512MKR72V3NL

240PIN DDR3 1333 VLP Registered DIMM  
4GB With 256Mx8 CL9

Four Activate Window for 2KB page size products	tFAW	45	-	ns	
Power-up and RESET calibration time	tZQinitl	512	-	tCK	
Normal operation Full calibration time	tZQoper	256	-	tCK	
Normal operation short calibration time	tZQcs	64	-	tCK	
Exit self refresh to commands not requiring a locked DLL	tXS	Max (5tCK, tRFC+10)	-	ns	
Exit self refresh to commands requiring a locked DLL	tXSDLL	tDLL(min)	-	tCK	
Internal read to precharge command delay	tRTP	7.5	-	ns	
Minimum CKE low width for Self refresh entry to exit timing	tCKESR	tCK(min)+1tCK	-	-	
Exit power down with DLL to any valid command: Exit Precharge Power Down with DLL	tXP	Max (3tCK, 6ns)	-	-	
CKE minimum pulse width (high and low pulse width)	tCKE	Max (3tCK, 5.625ns)		-	
Asynchronous RTT turn-on delay (Power-Down mode)	tAONPD	2	8.5	ns	
Asynchronous RTT turn-off delay (Power-Down mode)	tAOFPD	2	8.5	ns	
ODT turn-on	tAON	-200	250	ps	
ODT turn-off	tAOF	0.3	0.7	tCK	



# TS512MKR72V3NL

240PIN DDR3 1333 VLP Registered DIMM  
4GB With 256Mx8 CL9

## SERIAL PRESENCE DETECT SPECIFICATION

Serial Presence Detect			
Byte No.	Function Described	Standard Specification	Vendor Part
0	Number of SPD Bytes written / SPD device size / CRC coverage during module production	CRC:0-116Byte SPD Byte use: 176Byte SPD Byte total: 256Byte	92
1	SPD Revision	Version 1.0	10
2	Key Byte / DRAM Device Type	DDR3 SDRAM	0B
3	Key Byte / Module Type	RDIMM	01
4	SDRAM Density and Banks	2Gb, 8banks	03
5	SDRAM Addressing	ROW:15, Column:10	19
6	Reserved	-	00
7	Module Organization	2Rank / x8	09
8	Module Memory Bus Width	ECC, 72bit	0B
9	Fine Timebase Dividend and Divisor	2.5ps	52
10	Medium Timebase Dividend	0.125ns	01
11	Medium Timebase Divisor	0.125ns	08
12	SDRAM Minimum Cycle Time (tCKmin)	1.5ns	0C
13	Reserved	-	00
14	CAS Latencies Supported, Least Significant Byte	6, 7, 8, 9	3C
15	CAS Latencies Supported, Most Significant Byte	-	00
16	Minimum CAS Latency Time (tAmin)	13.5ns	6C
17	Minimum Write Recovery Time (tWRmin)	15ns	78
18	Minimum /RAS to /CAS Delay Time (tRCDmin)	13.5ns	6C
19	Minimum Row Active to Row Active Delay Time (tRRDmin)	6ns	30
20	Minimum Row Precharge Time (tRPmin)	13.5ns	6C
21	Upper Nibble for tRAS and tRC	-	11
22	Minimum Active to Precharge Time (tRASmin)	36ns	20
23	Minimum Active to Active/Refresh Time (tRCmin)	49.5ns	8C
24	Minimum Refresh Recovery Time (tRFCmin), Least Significant Byte	160ns	00
25	Minimum Refresh Recovery Time (tRASmin), Most Significant Byte	160ns	05
26	Minimum Internal Write to Read Command Delay Time (tWTmin)	7.5ns	3C
27	Minimum Internal Read to Precharge Command Delay Time (tRTPmin)	7.5ns	3C
28	Upper Nibble for tFAW	30ns	00
29	Minimum Four Active Window Delay Time (tFAWmin)	30ns	F0
30	SDRAM Optional Features	DLL off Mode, RZQ/6, RZQ/7	83
31	SDRAM Thermal and Refresh Options	ASR, Normal Temp.	05
32	DDR3-MODULE THERMAL SENSOR	With TS	80
33	DDR3-SDRAM DEVICE TYPE	Mono	00
34-59	Reserved	-	00

# TS512MKR72V3NL

240PIN DDR3 1333 VLP Registered DIMM  
4GB With 256Mx8 CL9

60	Module Nominal Height	18.75mm	04						
61	Module Max Thickness	1~2mm	11						
62	Reference Raw Card Used	Rev. 0.0, R/C L	0A						
63	DIMM Module Attributes	1 Row of DRAM, 1 Register used	05						
64	DDR3-HEATSPREADER SOLUTION	Without HS	00						
65~66	DDR3-REGISTER VENDOR ID	Inphi	04,B3						
67	DDR3-REGISTER REVISION NUMBER	GS04	03						
68-116	Reserved	-	00						
117	Module Manufacturer ID Code, Least Significant Byte	Transcend	01						
118	Module Manufacturer ID Code, Most Significant Byte	Transcend	4F						
119	Module Manufacturing Location	-	54						
120-121	Module Manufacturing Date	-	00						
122-125	Module Serial Number	-	00						
126-127	Cyclical Redundancy Code	-	42, 11						
128-145	Module Part Number	TS512MKR72V3NL	54	53	35	31	32	4D	
			4B	52	37	32	56	33	
			4E	4C	20	20	20	20	
146-147	Revision Code	-	00						
148-149	DRAM Manufacturer ID Code	By Manufacturer	Variable						
150-175	Manufacturer Specific Data	By Manufacturer	Variable						
176-255	Open for customer use	Undefined	00						