# ACPL-H312 and ACPL-K312

2.5 Amp Output Current IGBT Gate Driver Optocoupler with Low I<sub>CC</sub> & UVLO in Stretched SO8




# **Data Sheet**



## **Description**

The ACPL-H312/K312 contains a GaAsP LED. The LED is optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and current supplied by these optocouplers make them ideally suited for directly driving IGBTs with ratings up to 1200 V/100 A. For IGBTs with higher ratings, the ACPL-H312 /K312 series can be used to drive a discrete power stage which drives the IGBT gate. The ACPL-H312 has an insulation voltage of V<sub>IORM</sub> = 891 V<sub>peak</sub> (Option 060). The ACPL-K312 has an issulation voltage of V<sub>IORM</sub> = 1140Vpeak (Option 060).

## **Functional Diagram**



Note: A 0.1  $\mu F$  bypass capacitor must be connected between pins  $V_{CC}$  and  $V_{EE}$ .

#### **Truth Table**

LED	V <sub>CC</sub> — V <sub>EE</sub> "POSITIVE GOING" (i.e., TURN-ON)	V <sub>CC</sub> — V <sub>EE</sub> "NEGATIVE GOING" (i.e., TURN-OFF)	V <sub>0</sub>
OFF	0 – 30V	0 – 30V	LOW
ON	0 – 11V	0 – 9.5V	LOW
ON	11 – 13.5V	9.5 – 12V	TRANSITION
ON	13.5 – 30V	12 – 30V	HIGH

#### **Features**

- 2.5 A maximum peak output current
- 2.0 A minimum peak output current
- 15 kV/μs minimum Common Mode Rejection (CMR) at V<sub>CM</sub> = 1500 V
- 0.5 V maximum low level output voltage (V<sub>OL</sub>)
- I<sub>CC</sub> = 3 mA maximum supply current
- Under Voltage Lock-Out protection (UVLO) with hysteresis
- Package Clearance and Creepage at 8mm (ACPL-K312)
- Wide operating V<sub>CC</sub> range: 15 to 30 Volts
- 500 ns maximum switching speeds
- Industrial temperature range: -40°C to 100°C
- Safety Approval (Pending)
  - UL Recognized 3750 Vrms for 1 min.
  - CSA Approval
  - IEC/EN/DIN EN 60747-5-2 Approved
     V<sub>IORM</sub> = 891 Vpeak (Option 060)

## **Applications**

- IGBT/MOSFET gate drive
- Inverter for Industrial Motor
- Inverter for Electrical Home Appliances
- Switching Power Supplies (SPS)

### **Application Note**

• AN5336 – Gate Drive Optocoupler Basic Design

**CAUTION:** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

# **Ordering Information**

ACPL-H312 /K312 is UL Recognized with 3750 Vrms for 1 minute per UL1577.

	Option				IEC/EN/DIN	
Part number	RoHS Compliant	Package	Surface Mount	Tape & Reel	EN 60747-5-2	Quantity
	-000E		Х			80 per tube
ACPL-H312	-500E	Stretched	Х	Х		1000 per reel
ACPL-K312	-060E	SO-8	Х		Х	80 per tube
	-560E	-	Х	Х	Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

## Example 1:


ACPL-H312-560E to order product of Stretched SO8 Surface Mount package in Tape and Reel packaging with IEC/EN/ DIN EN 60747-5-2 Safety Approval in RoHS compliant.

### Example 2:


ACPL-H312-000E to order product of Stretched SO8 Surface Mount package in Tube Packaging and RoHS compliant. Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

# **Package Outline Drawings**


## ACPL-H312 Outline Drawing - Stretched S08



# ACPL-K312 Outline Drawing - Stretched S08




# **Recommended Solder Reflow Temperature Profile**



Note: Non-halide flux should be used

# **Recommended Pb-Free IR Profile**



Note:

The time from 25°C to PEAK TEMPERATURE = 8minutes max.  $T_{smax}$ =200°C,  $T_{smin}$ =150°C

Non-halide flux should be used

# **Regulatory Information**

The ACPL-H312/K312 is pending approval by the following organizations:

# IEC/EN/DIN EN 60747-5-2 (ACPL-H312/K312 Option 060 only)

Approval under:

IEC 60747-5-2:1997 + A1:2002

EN 60747-5-2:2001 + A1:2002

DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01

UL

Approval under UL 1577, component recognition program, File E55361.

CSA

Approval under CSA Component Acceptance Notice #5, File CA 88324.

Table 1. IEC/EN/DIN EN 60747-5-2 Insulation Characteristics [1] (ACPL-H312/K312 Option 060)

Description	Symbol	ACPL-H312	ACPL-K312	Unit
Installation classification per DIN VDE 0110/1.89, Table 1				
for rated mains voltage ≤ 150 V <sub>rms</sub>		I - IV	I - IV	
for rated mains voltage ≤ 300 V <sub>rms</sub>		I - IV	I - IV	
for rated mains voltage $\leq 450  V_{rms}$		I – III	1 - 111	
for rated mains voltage ≤ 600 V <sub>rms</sub>		I – III	1 - 111	
for rated mains voltage $\leq 1000  V_{rms}$			1 - 11	
Climatic Classification		55/100/21	55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	891	1140	V <sub>peak</sub>
Input to Output Test Voltage, Method $b^{[1]}$ $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec, Partial discharge $< 5$ pC	V <sub>PR</sub>	1670	2137	V <sub>peak</sub>
Input to Output Test Voltage, Method a <sup>[1]</sup> V <sub>IORM</sub> x 1.5=V <sub>PR</sub> , Type and Sample Test, t <sub>m</sub> =60 sec, Partial discharge < 5 pC	$V_{PR}$	1336	1710	V <sub>peak</sub>
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 10 sec)	V <sub>IOTM</sub>	6000	6000	V <sub>peak</sub>
Safety-limiting values - maximum values allowed in the event of a failure.				
Case Temperature	Ts	175	175	°C
Input Current	Is, input	230	230	mΑ
Output Power	Ps, OUTPUT	600	600	mW
nsulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	Rs	>10 <sup>9</sup>	>109	Ω

#### Notes:

**Table 2. Insulation and Safety Related Specifications** 

Parameter	Symbol	ACPL-H312	ACPL-K312	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	7.0	8.0	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.0	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	СТІ	> 175	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

#### Notes

<sup>1.</sup> Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-2) for a detailed description of Method a and Method b partial discharge test profiles.

<sup>2.</sup> These optocouplers are suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits. Surface mount classification is Class A in accordance with CECC 00802.

<sup>1.</sup> All Avago data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

**Table 3. Absolute Maximum Ratings** 

Parameter	Symbol	Min.	Max.	Units	Note	
Storage Temperature	T <sub>S</sub>	-55	125	°C		
Operating Temperature	T <sub>A</sub>	-40	100	°C		
Junction Temperature	T <sub>J</sub>		125	°C		
Average Input Current	I <sub>F(AVG)</sub>		25	mA	1	
Peak Transient Input Current (<1 μs pulse width, 300pps)	I <sub>F</sub> (TRAN)		1.0	Α		
Reverse Input Voltage	V <sub>R</sub>		5	V		
"High" Peak Output Current	I <sub>OH(PEAK)</sub>		2.5	А	2	
"Low" Peak Output Current	I <sub>OL(PEAK)</sub>		2.5	А	2	
Supply Voltage	V <sub>CC</sub> – V <sub>EE</sub>	0	35	V		
Input Current (Rise/Fall Time)	t <sub>r(IN)</sub> /t <sub>f(IN)</sub>		500	ns		
Output Voltage	V <sub>O(PEAK)</sub>	0	V <sub>CC</sub>	V		
Output Power Dissipation	Po		250	mW	3	
Total Power Dissipation	P <sub>T</sub>		295	mW	4	
Lead Solder Temperature	260°C for 10 sec	., 1.6 mm below	seating plane			
Solder Reflow Temperature Profile	See Package Ou	tline Drawings s	ection			

**Table 4. Recommended Operating Conditions** 

Parameter	Symbol	Min.	Max.	Units	Note
Power Supply	V <sub>CC</sub> - V <sub>EE</sub>	15	30	V	
Input Current (ON)	I <sub>F(ON)</sub>	7	16	mA	
Input Voltage (OFF)	V <sub>F(OFF)</sub>	- 3.6	0.8	V	
Operating Temperature	TA	- 40	100	°C	

# **Table 5. Electrical Specifications (DC)**

Over recommended operating conditions ( $T_A = -40$  to  $100^{\circ}$ C,  $I_{F(ON)} = 7$  to 16 mA,  $V_{F(OFF)} = -3.6$  to 0.8 V,  $V_{CC} = 15$  to 30V ,  $V_{EE} = Ground$ ) unless otherwise specified. All typical values at  $T_A = 25^{\circ}$ C and  $V_{CC} - V_{EE} = 30$  V, unless otherwise noted.

Parameter	Symbol	Min.	Тур.	Max.	Units	<b>Test Conditions</b>	Fig.	Note
High Level Output Current	I <sub>OH</sub>	0.5	1.5		Α	$V_O = V_{CC} - 4 V$	2, 3, 17	5
		2			А	$V_{O} = V_{CC} - 15 \text{ V}$		2
Low Level Output Current	I <sub>OL</sub>	0.5	2.0		Α	$V_O = V_{EE} + 2.5 V$	5, 6, 18	5
		2			Α	$V_O = V_{EE} + 15 \text{ V}$		2
High Level Output Voltage	V <sub>OH</sub>	V <sub>CC</sub> -4	V <sub>CC</sub> -3		V	$I_0 = -100 \text{ mA}$	1, 3, 19	6, 7
Low Level Output Voltage	V <sub>OL</sub>		0.1	0.5	V	$I_O = 100 \text{ mA}$	4, 6, 20	
High Level Supply Current	I <sub>CCH</sub>		1.8	3.0	mA	Output open, $I_F = 7$ to 16 mA	7, 8	
Low Level Supply Current	I <sub>CCL</sub>		1.8	3.0	mA	Output open, $V_F = -3.6 \text{ to } +0.8 \text{ V}$	7, 8	
Threshold Input Current Low to High	I <sub>FLH</sub>		2.3	5	mA	$I_O = 0 \text{ mA}, V_O > 5 \text{ V}$	9, 15, 21	
Threshold Input Voltage High to Low	V <sub>FHL</sub>	0.8			V	$I_O = 0 \text{ mA}, V_O > 5 \text{ V}$		
Input Forward Voltage	V <sub>F</sub>	1.2	1.5	1.8	V	I <sub>F</sub> = 10 mA	16	
Temperature Coefficient of Input Forward Voltage	$\Delta V_F/\Delta T_A$		-1.6		mV/°C	I <sub>F</sub> = 10 mA		
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5			V	$I_R = 10 \mu A$		
Input Capacitance	C <sub>IN</sub>		60		pF	$f = 1 MHz, V_F = 0 V$		
UVLO Threshold	V <sub>UVLO+</sub>	11	12.3	13.5	V	$I_F = 10 \text{ mA}, V_O > 5 \text{ V}$	22	
	V <sub>UVLO</sub> _	9.5	11.0	12	V	$I_F = 10 \text{ mA}, V_O > 5 \text{ V}$	22	
UVLO Hysteresis	UVLO <sub>HYS</sub>		1.4		V	$I_F = 10 \text{ mA}, V_O > 5 \text{ V}$		

# **Table 6. Switching Specifications (AC)**

Over recommended operating conditions ( $T_A = -40$  to  $100^{\circ}$ C,  $I_{F(ON)} = 7$  to 16 mA,  $V_{F(OFF)} = -3.6$  to 0.8 V,  $V_{CC} = 15$  to 30 V,  $V_{EE} = Ground$ ) unless otherwise specified. All typical values at  $T_A = 25^{\circ}$ C and  $V_{CC} - V_{EE} = 30$  V, unless otherwise noted.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t <sub>PLH</sub>	0.05	0.28	0.5	μs		12, 13,	8
Propagation Delay Time to Low Output Level	t <sub>PHL</sub>	0.05	0.26	0.5	μs	$R_g = 10 \Omega$ , $C_g = 10 \text{ nF}$ , — f = 10 kHz, Duty Cycle = 50%	14, 23	
Pulse Width Distortion	PWD			0.3	μs			9
Propagation Delay Difference Between Any Two Parts or Channels	PDD (t <sub>PHL</sub> – t <sub>PLH</sub> )	-0.35		0.35	μs			10
Rise Time	t <sub>R</sub>		0.05		μs		22	
Fall Time	t <sub>F</sub>		0.05		μs		23	
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	15	30		kV/μs	$T_A = 25$ °C, $I_F = 10 \text{ to } 16 \text{ mA},$ $V_{CM} = 1500 \text{ V}$ $V_{CC} = 30 \text{ V}$	24	11, 12
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	15	30		kV/μs	$T_A = 25^{\circ}\text{C},$ $V_F = 0 \text{ V},$ $V_{CM} = 1500 \text{ V}$ $V_{CC} = 30 \text{ V}$	24	11, 13

## **Table 7. Package Characteristics**

Over recommended temperature ( $T_A = -40 \text{ to } 100^{\circ}\text{C}$ ) unless otherwise specified. All typicals at  $T_A = 25^{\circ}\text{C}$ .

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage**	V <sub>ISO</sub>	3750			V <sub>rms</sub>	RH < 50%, t = 1 min., $T_A = 25$ °C		14, 15
Resistance (Input-Output)	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	V <sub>I-O</sub> = 500 V		15
Capacitance (Input-Output)	C <sub>I-O</sub>		0.6		рF	Freq= 1MHz		
LED-to-Case Thermal Resistance	$\theta_{LC}$		***		°C/W	Thermal Model is	27	
LED-to-Detector Thermal Resistance	$\theta_{LD}$		***		°C/W	─ located in the — application	27	
Detector-to-Case Thermal Resistance	$\theta_{DC}$		***		°C/W	section	27	

<sup>\*\*</sup> The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refers to your equipment level safety specification or Avago Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."

#### Notes:

- 1. Derate linearly above 70° C free-air temperature at a rate of 0.3 mA/°C.
- 2. Maximum pulse width =  $10 \mu s$ .
- 3. Derate linearly above 85° C free-air temperature at a rate of 4.1 mW/°C.
- 4. Derate linearly above 85° C free-air temperature at a rate of 3.4 mW/°C. The maximum LED junction temperature should not exceed 125°C.
- 5. Maximum pulse width =  $50 \mu s$
- 6. In this test  $V_{OH}$  is measured with a dc load current. When driving capacitive loads  $V_{OH}$  will approach  $V_{CC}$  as  $I_{OH}$  approaches zero amps.
- 7. Maximum pulse width = 1 ms
- 8. This load condition approximates the gate load of a 1200 V/100A IGBT.
- 9. Pulse Width Distortion (PWD) is defined as  $\left|t_{PHL}-t_{PLH}\right|$  for any given device.
- 10. The difference between tPHL and tpLH between any two ACPL-H312/K312 parts under the same test condition.
- 11. Pins 3 and 4 need to be connected to LED common.
- 12. Common mode transient immunity in the high state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in the high state (i.e.,  $V_O > 15.0 \, V$ ).
- 13. Common mode transient immunity in a low state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse, VCM, to assure that the output will remain in a low state (i.e.,  $V_O < 1.0 \text{ V}$ ).
- 14. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq$  4500 Vrms for 1 second (leakage detection current limit,  $I_{I-O} \leq 5 \mu A$ ).
- 15. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.

<sup>\*\*\*</sup> Refer to Thermal Model ACPL-H312/K312




Figure 1. V<sub>OH</sub> vs. Temperature




Figure 3. V<sub>OH</sub> vs. I<sub>OH</sub>




Figure 5. I<sub>OL</sub> vs. Temperature




Figure 2. I<sub>OH</sub> vs. Temperature




Figure 4. V<sub>OL</sub> vs. Temperature





Figure 6. Vol vs. Iol.







Figure 7. I<sub>CC</sub> vs. Temperature

Figure 8. I<sub>CC</sub> vs. V<sub>CC</sub>







Figure 9. I<sub>FLH</sub> vs. Temperature

Figure 10. Propagation delay vs. V<sub>CC</sub>






Figure 11. Propagation delay vs.  $I_{\text{F}}$ 

Figure 12. Propagation delay vs. Temperature




Figure 13. Propagation Delay vs. Rq




Figure 15. Transfer Characteristics




Figure 14. Propagation Delay vs. Cq





Figure 16. Input Current vs. Forward Voltage







Figure 17. I<sub>OH</sub> test circuit

Figure 18. I<sub>OL</sub> test circuit







Figure 19. V<sub>OH</sub> test circuit

Figure 20. V<sub>OL</sub> test circuit






Figure 21.  $I_{\text{FLH}}$  test circuit

Figure 22. UVLO test circuit




Figure 23.  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{f}$ ,  $t_{r}$ , test circuit and waveforms




Figure 24. CMR test circuit and waveforms

# **Typical Application Circuit**

Figure 25 and 26 show two gate driver application circuit using ACPL-H312/K312. AN5336 application note describes general method on gate drive optocoupler design




Figure 25. Recommended LED drive and application circuit




Figure 26. ACPL-H312/K312 typical application circuit with negative IGBT gate drive

# Thermal Model for ACPL-H312/K312 Streched-S08 Package Optocoupler

#### **Definitions**

R<sub>11</sub>: Junction to Ambient Thermal Resistance of LED due to heating of LED

R<sub>12</sub>: Junction to Ambient Thermal Resistance of LED due to heating of Detector (Output IC)

R<sub>21</sub>: Junction to Ambient Thermal Resistance of Detector (Output IC) due to heating of LED.

R<sub>22</sub>: Junction to Ambient Thermal Resistance of Detector (Output IC) due to heating of Detector (Output IC).

 $P_1$ : Power dissipation of LED (W).

P<sub>2</sub>: Power dissipation of Detector / Output IC (W).

 $T_1$ : Junction temperature of LED (°C).

T<sub>2</sub>: Junction temperature of Detector (°C).

T<sub>a</sub>: Ambient temperature.

 $\Delta T_1$ : Temperature difference between LED junction and ambient (°C).

 $\Delta T_2$ : Temperature deference between Detector junction and ambient.

Ambient Temperature: Junction to Ambient Thermal Resistances were measured approximately 1.25cm above optocoupler at ~23°C in still air

## Description

This thermal model assumes that an 8-pin single-channel plastic package optocoupler is soldered into a 7.62 cm x 7.62 cm printed circuit board (PCB). The temperature at the LED and Detector junctions of the optocoupler can be calculated using the equations below.

$$T_1 = (R_{11} * P_1 + R_{12} * P_2) + T_a - (1)$$

$$T_2 = (R_{21} * P_1 + R_{22} * P_2) + T_a - (2)$$

Jedec Specifications	R <sub>11</sub>	R <sub>12</sub> , R <sub>21</sub>	R <sub>22</sub>	
low K board	468	253	341	
high K board	399	169	256	




Figure 27. Thermal Model-B Diagram

#### Notes:

1. Maximum junction temperature for above parts: 125 °C.

# Quick Gate Drive Design Example using ACPL-H312/K312

The total power dissipation (PT) is equal to the sum of the LED input-side power (PI) and detector output-side power (PO) dissipation:

$$PT = PI + PO$$

$$PI = I_{F(ON),max} * V_{F,max}$$

where,

 $I_{F(ON),max} = 16mA$  (Table 4)

 $V_{E,max} = 1.8V$  (Table 5)

PO = PO(BIAS) + PO(SWTICH) = 
$$I_{CC2}$$
 \* ( $V_{CC2}$ - $V_{EE}$ ) +  $\Delta V_{GE}$  \*  $Q_G$  \*  $f_{SWITCH}$ 

where,

PO(BIAS) = steady-state power dissipation in the driver due to biasing the device.

PO(SWITCH) = power dissipation in the driver due to charging and discharging of power device gate capacitances.

I<sub>CC2</sub> = Supply Current to power internal circuity = 3.0mA (Table 5)

$$\Delta V_{GE} = V_{CC2} + |V_{EE}| = 18 - (-5V) = 23V$$
 (Application example)

 $Q_G$  = Total gate charge of the IGBT or MOSFET as described in the manufacturer specification = 240nC (approximation of 100A IGBT which can be obtained from IGBT datasheet)

f<sub>SWITCH</sub> = switching frequency of application = 10kHz

Similarly using the maximum supply current  $I_{\text{CC2}} = 3.0$  mA.

$$PO = PO(BIAS) + PO(SWITCH)$$

$$= 3.0 \text{ mA} * (18 \text{ V} - (-5 \text{ V})) + (18 \text{ V} + 5 \text{ V}) * 240 \text{ nC} * 10 \text{ kHz}$$

= 69 mW + 55.2 mW

= 124.2 mW

Using the given thermal resistances and thermal model formula in this datasheet, we can calculate the junction temperature for both LED and the output detector. Both junction temperature should be within the absolute maximum rating. For this application example, we set the ambient temperature as 80 °C and use the high conductivity thermal resistances.

LED junction temperature,

T1 = 
$$(R_{11} * P_1 + R_{12} * P_2) + T_a$$
  
=  $(399 * 28.8 + 164.1 * 124.2) + 80$   
=  $31.9 + 80 = 111.9 °C$ 

Output IC junction temperature,

$$T2 = (R_{21} \times P_1 + R_{22} \times P_2) + T_a$$
$$= (164.1 *28.8 + 251 * 124.2) + 80$$
$$= 35.9 + 80 = 115.9 \circ C$$

In this example, both temperature are within the maximum 125°C. If the juntion temperature is higher than the maximum junction temperature rating, the desired specification must be derated according.

For product information and a complete list of distributors, please go to our web site: www.avagotech.com



