


## Data Sheet



### Description

The ACPL-P456 and ACPL-W456 contain a GaAsP LED optically coupled to an integrated high gain photo detector. Minimized propagation delay difference between devices make these optocouplers excellent solutions for improving inverter efficiency through reduced switching dead time. Specifications and performance plots are given for typical IPM applications.

### Functional Diagram



Note: A 0.1  $\mu$ F bypass capacitor must be connected between pins 4 and 6.

### Truth Table

LED	$V_o$
ON	LOW
OFF	HIGH

### Features

- Performance Specified for Common IPM Applications Over Industrial Temperature Range.
- Short Maximum Propagation Delays
- Minimized Pulse Width Distortion (PWD)
- Very High Common Mode Rejection (CMR)
- High CTR.
- Available in Stretched SO-6 package with 8 mm creepage and clearance.

#### Safety Approval:

UL Recognized with 3750  $V_{rms}$  for 1 minute (5000  $V_{rms}$  for 1 minute for Option 020 devices) per UL1577.

CSA Approved.

IEC/EN/DIN EN 60747-5-2 Approved with  $V_{IORM} = 1140 V_{peak}$  (ACPL-W456) and  $V_{IORM} = 891 V_{peak}$  (ACPL-P456) for Option 060.

### Specifications

- Wide operating temperature range:  $-40^{\circ}\text{C}$  to  $100^{\circ}\text{C}$ .
- Maximum propagation delay  $t_{PHL} = 400 \text{ ns}$ ,  $t_{PLH} = 490 \text{ ns}$
- Maximum Pulse Width Distortion (PWD) = 450 ns.
- 15  $\text{kV}/\mu\text{s}$  minimum common mode rejection (CMR) at  $V_{CM} = 1500 \text{ V}$ .
- $\text{CTR} > 44\%$  at  $I_F = 10 \text{ mA}$

### Applications

- IPM Isolation
- Isolated IGBT/MOSFET Gate Drive
- AC and Brushless DC Motor Drives
- Industrial Inverters

**CAUTION:** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

## Ordering Information

ACPL-P456 and ACPL-W456 are UL Recognized with 3750 Vrms for 1 minute per UL1577 and are approved under CSA Component Acceptance Notice #5, File CA 88324.

Part number	Option		Surface Mount	Tape & Reel	UL 1577		Quantity
	RoHS Compliant	Package			5000 VRMS / 1 Minute Rating	IEC/EN/DIN EN 60747-5-2	
ACPL-P456 ACPL-W456	-000E	Stretched SO-6	X				100 per tube
	-500E		X	X			1000 per reel
	-020E		X		X		100 per reel
	-520E		X	X	X		1000 per reel
	-060E		X			X	100 per tube
	-560E		X	X		X	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-P456-560E to order product of Stretched SO-6 package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-2 Safety Approval in RoHS compliant.


Example 2:

ACPL-P456-000E to order product of Stretched SO-6 package in tube packaging and RoHS compliant.


Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

## Package Outline Drawings


### ACPL-P456 Stretched SO-6 Package, 7 mm clearance



ACPL-W456 Stretched SO-6 Package, 8 mm clearance




Recommended Solder Reflow Temperature Profile



Note: Non-halide flux should be used.

## Recommended Pb-Free IR Profile



NOTES:  
THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX.  
 $T_{smax} = 200°C$ ,  $T_{smin} = 150°C$

Note: Non-halide flux should be used.

## Regulatory Information

The ACPL-P456 and ACPL-W456 are approved by the following organizations:

### IEC/EN/DIN EN 60747-5-2 (Option 060 only)

Approval under:

IEC 60747-5-2 :1997 + A1:2002

EN 60747-5-2:2001 + A1:2002

DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01

### UL

Approval under UL 1577, component recognition program up to  $V_{ISO} = 3750 V_{RMS}$ . File E55361.

### CSA

Approval under CSA Component Acceptance Notice #5, File CA 88324.

**Table 1. IEC/EN/DIN EN 60747-5-2 Insulation Characteristics\* (ACPL-P456/W456 Option 060)**

Description	Symbol	ACPL-W456	ACPL-P456	Unit
Installation classification per DIN VDE 0110/1.89, Table 1				
for rated mains voltage ≤ 150 Vrms		I – IV	I – IV	
for rated mains voltage ≤ 300 Vrms		I – IV	I – IV	
for rated mains voltage ≤ 450 Vrms		I – III	I – III	
for rated mains voltage ≤ 600 Vrms		I – III	I – III	
for rated mains voltage ≤ 1000 Vrms		I – II		
Climatic Classification		55/100/21	55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	2	
Maximum Working Insulation Voltage	$V_{IORM}$	1140	891	$V_{peak}$
Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec, Partial discharge < 5 pC	$V_{PR}$	2137	1670	$V_{peak}$
Input to Output Test Voltage, Method a* $V_{IORM} \times 1.5 = V_{PR}$ , Type and Sample Test, $t_m = 60$ sec, Partial discharge < 5 pC	$V_{PR}$	1710	1336	$V_{peak}$
Highest Allowable Overvoltage (Transient Overvoltage $t_{ini} = 10$ sec)	$V_{IOTM}$	6000	6000	$V_{peak}$
Safety-limiting values – maximum values allowed in the event of a failure.				
Case Temperature	$T_S$	175	175	°C
Input Current	$I_{S, INPUT}$	230	230	mA
Output Power	$P_{S, OUTPUT}$	600	600	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500$ V	$R_S$	>10 <sup>9</sup>	>10 <sup>9</sup>	Ω

\* Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-2) for a detailed description of Method a and Method b partial discharge test profiles.

**Table 2. Insulation and Safety Related Specifications**

Parameter	Symbol	ACPL-P456	ACPL-W456	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.0	8.0	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	8.0	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Minimum Internal Tracking (Internal Creepage)		NA	NA	mm	Measured from input terminals to output terminals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa	IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

**Table 3. Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	$T_S$	-55	125	°C	
Operating Temperature	$T_A$	-40	100	°C	
Average Input Current	$I_{F(avg)}$		25	mA	1
Peak Input Current (50% duty cycle, <1 ms pulse width)	$I_{F(peak)}$		50	mA	2
Peak Transient Input Current (<1 $\mu$ s pulse width, 300 pps)	$I_{F(tran)}$		1.0	A	
Reverse Input Voltage (Pin 3-1)	$V_R$		5	V	
Average Output Current (Pin 5)	$I_{O(avg)}$		15	mA	
Output Voltage (Pin 5-4)	$V_O$	-0.5	30		
Supply Voltage (Pin 6-4)	$V_{CC}$	-0.5	30		
Output Power Dissipation	$P_O$		100	mW	3
Total Power Dissipation	$P_T$		145	mW	4
Infrared and Vapor Phase Reflow Temperature	See Reflow Thermal Profile.				

**Table 4. Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Note
Power Supply Voltage	$V_{CC}$	4.5	30	V	
Output Voltage	$V_O$	0	30	V	
Input Current (ON)	$I_{F(on)}$	10	20	mA	
Input Voltage (OFF)	$V_{F(off)}$	-5	0.8	V	
Operating Temperature	$T_A$	-40	100	°C	

**Table 5. Electrical Specifications**

Over recommended operating conditions unless otherwise specified:  $T_A = -40^\circ\text{C}$  to  $+100^\circ\text{C}$ ,  $V_{CC} = +4.5\text{ V}$  to  $30\text{ V}$ ,  $I_{F(on)} = 10\text{ mA}$  to  $20\text{ mA}$ ,  $V_{F(off)} = -5\text{ V}$  to  $0.8\text{ V}$

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR	44	90		%	$I_F = 10\text{ mA}$ , $V_O = 0.6\text{ V}$		5
Low Level Output Current	$I_{OL}$	4.4	9.0		mA	$I_F = 10\text{ mA}$ , $V_O = 0.6\text{ V}$	1, 2	
Low Level Output Voltage	$V_{OL}$		0.3	0.6	V	$I_O = 2.4\text{ mA}$		
Input Threshold Current	$I_{TH}$		1.5	5.0	mA	$V_O = 0.8\text{ V}$ , $I_O = 0.75\text{ mA}$	1	9
High Level Output Current	$I_{OH}$		5	50	$\mu$ A	$V_F = 0.8\text{ V}$	3	
High Level Supply Current	$I_{CCH}$		0.6	1.3	mA	$V_F = 0.8\text{ V}$ , $V_O = \text{Open}$		9
Low Level Supply Current	$I_{CCL}$		0.6	1.3	mA	$I_F = 10\text{ mA}$ , $V_O = \text{Open}$		9
Input Forward Voltage	$V_F$		1.5	1.8	V	$I_F = 10\text{ mA}$	4	
Temperature Coefficient of Forward Voltage	$\Delta V_F/\Delta T_A$		-1.6		mV/°C	$I_F = 10\text{ mA}$		
Input Reverse Breakdown Voltage	$BV_R$	5			V	$I_R = 10\text{ }\mu\text{A}$		
Input Capacitance	$C_{IN}$		60		pF	$f = 1\text{ MHz}$ , $V_F = 0\text{ V}$		

\*All typical values at  $25^\circ\text{C}$ ,  $V_{CC} = 15\text{ V}$ .

**Table 6. Switching Specifications (R<sub>L</sub> = 20 kΩ)**

Over recommended operating conditions unless otherwise specified. T<sub>A</sub> = -40°C to +100°C, V<sub>CC</sub> = +4.5 V to 30 V, I<sub>F(on)</sub> = 10 mA to 20 mA, V<sub>F(off)</sub> = -5 V to 0.8 V

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to Low Output Level	t <sub>PHL</sub>	30	200	400	ns	C <sub>L</sub> = 100 pF I <sub>F(on)</sub> = 10 mA, V <sub>F(off)</sub> = 0.8 V,	5, 7 -11	8, 9
			100	ns	C <sub>L</sub> = 10 pF V <sub>CC</sub> = 15.0 V, V <sub>THLH</sub> = 2.0 V, V <sub>THHL</sub> = 1.5 V			
Propagation Delay Time to High Output Level	t <sub>PLH</sub>	270	400	550	ns	C <sub>L</sub> = 100 pF		
			130	ns	C <sub>L</sub> = 10 pF			
Pulse Width Distortion	PWD		200	450	ns	C <sub>L</sub> = 100 pF		13
Propagation Delay Difference Between Any 2 Parts	t <sub>PLH</sub> -t <sub>PHL</sub>	-150	200	450	ns			10
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	15	30		kV/μs	I <sub>F</sub> = 0 mA, V <sub>O</sub> > 3.0 V V <sub>CC</sub> = 15.0 V, C <sub>L</sub> = 100 pF,	6	11
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	15	30		kV/μs	I <sub>F</sub> = 10 mA, V <sub>O</sub> < 1.0 V V <sub>CM</sub> = 1500 V <sub>P-P</sub> , T <sub>A</sub> = 25°C		12

\*All typical values at 25°C, V<sub>CC</sub> = 15 V.

**Table 7. Package Characteristics**

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage	V <sub>ISO</sub>	3750			Vrms	RH < 50%, t = 1 min, T <sub>A</sub> = 25°C		6, 7
		5000 (For Option 020)						
Input-Output Resistance	R <sub>I-O</sub>		1012		Ω	V <sub>I-O</sub> = 500 Vdc		6
Input-Output Capacitance	C <sub>I-O</sub>		0.6		pF	Freq=1 MHz		6

Notes:

- Derate linearly above 90°C free-air temperature at a rate of 0.8 mA/°C.
- Derate linearly above 90°C free-air temperature at a rate of 1.6 mA/°C.
- Derate linearly above 90°C free-air temperature at a rate of 3.0 mW/°C.
- Derate linearly above 90°C free-air temperature at a rate of 4.2 mW/°C.
- CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current (I<sub>O</sub>) to the forward LED input current (I<sub>F</sub>) times 100.
- Device considered a two-terminal device: Pins 1 and 3 shorted together and Pins 4, 5 and 6 shorted together.
- In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500 V<sub>RMS</sub> for 1 second (leakage detection current limit, I<sub>I-O</sub> ≤ 5 μA) ; each optocoupler with option 020 is proof tested by applying an insulation test voltage ≥ 6000 V<sub>RMS</sub> for 1 second (leakage detection current limit, I<sub>I-O</sub> ≤ 5 μA).
- Pulse: f = 20 kHz, Duty Cycle = 10%.
- Use of a 0.1 μF bypass capacitor connected between pins 4 and 6 can improve performance by filtering power supply line noise.
- The difference between t<sub>PLH</sub> and t<sub>PHL</sub> between any two parts under the same test condition. (See IPM Dead Time and Propagation Delay Specifications section.)
- Common mode transient immunity in a Logic High level is the maximum tolerable dV<sub>CM</sub>/dt of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a Logic High state (i.e., V<sub>O</sub> > 3.0 V).
- Common mode transient immunity in a Logic Low level is the maximum tolerable dV<sub>CM</sub>/dt of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a Logic Low state (i.e., V<sub>O</sub> < 1.0 V).
- Pulse Width Distortion (PWD) is defined as |t<sub>PHL</sub> - t<sub>PLH</sub>| for any given device.




Figure 1. Typical Transfer Characteristics.




Figure 2. Normalized Output Current vs. Temperature.




Figure 3. High Level Output Current vs. Temperature.




Figure 4. Input Current vs. Forward Voltage.





Figure 5. Propagation Delay Test Circuit.










Figure 11. Propagation Delay vs. Input Current.

## Applications Information

### LED Drive Circuit Considerations For Ultra High CMR Performance

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 13. The ACPL-P456/W456 improve CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and the optocoupler output pin and output ground as shown in Figure 14. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 12), can achieve 15 kV/ $\mu$ s CMR while minimizing component complexity. Note that a CMOS gate is recommended in Figure 12 to keep the LED off when the gate is in the high state.




Figure 12. Recommended LED Drive Circuit.




Figure 13. Optocoupler Input to Output Capacitance Model for Unshielded Optocouplers.

Another cause of CMR failure for a shielded optocoupler is direct coupling to the optocoupler output pins through  $C_{LEDO1}$  in Figure 14. Many factors influence the effect and magnitude of the direct coupling including: the position of the LED current setting resistor and the value of the capacitor at the optocoupler output ( $C_L$ ).




Figure 14. Optocoupler Input to Output Capacitance Model for Shielded Optocouplers.

### CMR With The LED On (CMR<sub>L</sub>)

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. The recommended minimum LED current of 10 mA provides adequate margin over the maximum  $I_{TH}$  of 4.0 mA (see Figure 1) to achieve 15 kV/ $\mu$ s CMR.

The placement of the LED current setting resistor effects the ability of the drive circuit to keep the LED on during transients and interacts with the direct coupling to the optocoupler output. For example, the LED resistor in Figure 15 is connected to the anode. Figure 16 shows the AC equivalent circuit for Figure 15 during common mode transients. During a  $+dV_{CM}/dt$  in Figure 16, the current available at the LED anode ( $I_{total}$ ) is limited by the series resistor. The LED current ( $I_F$ ) is reduced from its DC value by an amount equal to the current that flows through  $C_{LEDP}$  and  $C_{LEDO1}$ . The situation is made worse because the current through  $C_{LEDO1}$  has the effect of trying to pull the output high (toward a CMR failure) at the same time the LED current is being reduced. For this reason, the recommended LED drive circuit (Figure 12) places the current setting resistor in series with the LED cathode. Figure 17 is the AC equivalent circuit for Figure 12 during common mode transients. In this case, the LED current is not reduced during a  $+dV_{CM}/dt$  transient because the current flowing through the package capacitance is supplied by the power supply. During a  $-dV_{CM}/dt$  transient, however, the LED current is reduced by the amount of current flowing through  $C_{LEDN}$ . But, better CMR performance is achieved since the current flowing in  $C_{LEDO1}$  during a negative transient acts to keep the output low.




Figure 15. LED Drive Circuit with Resistor Connected to LED Anode (Not Recommended).




Figure 16. AC Equivalent Circuit for Figure 15 during Common Mode Transients.




Figure 17. AC Equivalent Circuit for Figure 12 during Common Mode Transients.

### CMR With The LED Off (CMR<sub>H</sub>)

A high CMR LED drive circuit must keep the LED off ( $V_F \leq V_{F(OFF)}$ ) during common mode transients. For example, during a  $+dV_{CM}/dt$  transient in Figure 17, the current flowing through  $C_{LEDN}$  is supplied by the parallel combination of the LED and series resistor. As long as the voltage developed across the resistor is less than  $V_{F(OFF)}$  the LED will remain off and no common mode failure will occur. Even if the LED momentarily turns on, the 100 pF capacitor from pins 5-4 will keep the output from dipping below the threshold. The recommended LED drive circuit (Figure 12) provides about 10 V of margin between the lowest optocoupler output voltage and a 3 V IPM threshold during a  $15kV/\mu s$  transient with  $V_{CM} = 1500$  V. Additional margin can be obtained by adding a diode in parallel with the resistor, as shown by the dashed line connection in Figure 17, to clamp the voltage across the LED below  $V_{F(OFF)}$ .

Since the open collector drive circuit, shown in Figure 18, cannot keep the LED off during a  $+dV_{CM}/dt$  transient, it is not desirable for applications requiring ultra high CMR<sub>H</sub> performance. Figure 19 is the AC equivalent circuit for Figure 18 during common mode transients. Essentially all the current flowing through  $C_{LEDN}$  during a  $+dV_{CM}/dt$  transient must be supplied by the LED. CMR<sub>H</sub> failures can occur at  $dv/dt$  rates where the current through the LED and  $C_{LEDN}$  exceeds the input threshold. Figure 20 is an alternative drive circuit which does achieve ultra high CMR performance by shunting the LED in the off state.




Figure 18. Not Recommended Open Collector LED Drive Circuit.




Figure 19. AC Equivalent Circuit for Figure 18 during Common Mode Transients.




Figure 20. Recommended LED Drive Circuit for Ultra High CMR.

## IPM Dead Time and Propagation Delay Specifications

The ACPL-P456/W456 includes a Propagation Delay Difference specification intended to help designers minimize “dead time” in their power inverter designs. Dead time is the time period during which both the high and low side power transistors (Q1 and Q2 in Figure 21) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices between the high and low voltage motor rails.

To minimize dead time the designer must consider the propagation delay characteristics of the optocoupler as well as the characteristics of the IPM IGBT gate drive circuit. Considering only the delay characteristics of the optocoupler (the characteristics of the IPM IGBT gate drive circuit can be analyzed in the same way) it is important to know the minimum and maximum turn on ( $t_{PLH}$ ) and turn-off ( $t_{PHL}$ ) propagation delay specifications, preferably over the desired operating temperature range.

The limiting case of zero dead time occurs when the input to Q1 turns off at the same time that the input to Q2 turns on. This case determines the minimum delay between LED1 turn-off and LED2 turn-on, which is related to the worst case optocoupler propagation delay waveforms, as shown in Figure 22. A minimum dead time of zero is achieved in Figure 22 when the signal to turn on LED2 is delayed by ( $t_{PLH \text{ max}} - t_{PHL \text{ min}}$ ) from the LED1 turn

off. Note that the propagation delays used to calculate PDD are taken at equal temperatures since the optocouplers under consideration are typically mounted in close proximity to each other. (Specifically, previous equation are not the same as the  $t_{PLH \text{ max}}$  and  $t_{PHL \text{ min}}$ , over the full operating temperature range, specified in the data sheet.) This delay is the maximum value for the propagation delay difference specification which is specified at 450 ns for the ACPL-P456/W456 over an operating temperature range of  $-40^{\circ}\text{C}$  to  $100^{\circ}\text{C}$ .

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time occurs in the highly unlikely case where one optocoupler with the fastest  $t_{PLH}$  and another with the slowest  $t_{PHL}$  are in the same inverter leg. The maximum dead time in this case becomes the sum of the spread in the  $t_{PLH}$  and  $t_{PHL}$  propagation delays as shown in Figure 23. The maximum dead time is also equivalent to the difference between the maximum and minimum propagation delay difference specifications. The maximum dead time (due to the optocouplers) for the ACPL-P456/W456 are 600 ns (= 450 ns - (-150 ns)) over an operating temperature range of  $-40^{\circ}\text{C}$  to  $100^{\circ}\text{C}$ .






Figure 21. Typical Application Circuit.



NOTE: THE PROPAGATION DELAYS USED TO CALCULATE PDD ARE TAKEN AT EQUAL TEMPERATURES.

Figure 22. Minimum LED Skew for Zero Dead Time.



NOTE: THE PROPAGATION DELAYS USED TO CALCULATE THE MAXIMUM DEAD TIME ARE TAKEN AT EQUAL TEMPERATURES.

Figure 23. Waveforms for Deadtime Calculation.

For product information and a complete list of distributors, please go to our web site: [www.avagotech.com](http://www.avagotech.com)

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries. Data subject to change. Copyright © 2005-2008 Avago Technologies Limited. All rights reserved. Obsoletes AV01-0647EN AV02-1306EN - May 27, 2008

