## STEP DOWN CONTROLLER FOR HIGH DIFFERENTIAL INPUT-OUTPUT CONVERSION

## FEATURE

■ CONSTANT ON TIME TOPOLOGY ALLOWS OPERATION WITH LOWER DUTY THAN PWM TOPOLOGY
■ VERY FAST LOAD TRANSIENTS

- 5V V ${ }_{\text {cc }}$ SUPPLY

■ 1.5V TO 28V INPUT VOLTAGE RANGE

- $0.9 \mathrm{~V} \pm 1 \% \mathrm{~V}_{\mathrm{REF}}$

■ MINIMUM OUTPUT VOLTAGE AS LOW AS 0.9V
■ SELECTABLE SINKING MODE
■ LOSSLESS CURRENT LIMIT

- REMOTE SENSING
- OVP,UVP LATCHED PROTECTIONS

■ 600 AA TYP QUIESCENT CURRENT
■ POWER GOOD AND OVP SIGNALS
■ PULSE SKIPPING AT LIGHT LOADS

## APPLICATIONS

■ I/O BUS FOR CPU CORE SUPPLY

- NOTEBOOK COMPUTERS
- NETWORKING DC-DC

■ DISTRIBUTED POWER


## DESCRIPTION

The device is a step-down controller specifically designed to provide extremely high efficiency conversion, with losses current sensing tecnique.
The "constant on-time" topology assures fast load transient response. The embedded "voltage feed-forward" provides nearly constant switching frequency operation.

An integrator can be introduced in the control loop to reduce the static output voltage error.
The available remote sensing improve the static and dynamic regulation recovering the wires voltage drop. Pulse skipping technique reduces power consumption at light load. Drivers current capability allows output current in excess of 20A.

MINIMUM COMPONENT COUNT APPLICATION


This is preliminary information on a new product now in development. Details are subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ to GND | -0.3 to 6 | V |
| $\mathrm{~V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{DR}}$ to GND | -0.3 to 6 | V |
|  | HGATE and BOOT, to PHASE | -0.3 to 6 | V |
|  | HGATE and BOOT, to PGND | -0.3 to 36 | V |
| V PHASE | PHASE | $-0.3-$ to 30 | V |
|  | LGATE to PGND | -0.3 to $\mathrm{V}_{\mathrm{DR}}+0.3$ | V |
|  | ILIM, VFB, VSENSE, NOSKIP, SHDN, PGOOD, OVP, VREF, INT, <br> GND <br> SENSE to GND | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{P}_{\text {tot }}$ | Power dissipation at $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ | 1 | W |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $R_{\text {th } j-a m b}$ | Thermal Resistance Junction to Ambient | 125 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Junction operating temperature range | 0 to 125 | ${ }^{\circ} \mathrm{C}$ |

PIN CONNECTION (Top View)


PIN FUNCTION

| $\mathbf{N}^{\circ}$ | Name | Description |
| :---: | :---: | :--- |
| 1 | NOSKIP | Connect to VCC to force continuous conduction mode and sink mode. |
| 2 | GNDSE <br> NSE | Remote ground sensing pin |
| 3 | INT | Integrator output. Short this pin to VFB pin and connect it via a capacitor to Vout to insert the <br> integrator in the control loop. If the integrator is not used, short this pin to VREF. |
| 4 | VSENS <br> E | This pin must be connected to the remote output voltage to detect overvoltage and undervoltage <br> conditions and to provide integrator feedback input. |
| 5 | VCC | Supply voltage for IC core. Connect to 5V bus. |
| 6 | GND | Signal ground |
| 7 | VREF | O.9 V voltage reference. Connect max. a 10nF ceramic capacitor between this pin and ground. <br> This pin is capable to source or sink up to 250uA |

PIN FUNCTION (continued)

| $\mathbf{N}^{\circ}$ | Name | Description |
| :---: | :---: | :--- |
| 8 | VFB | PWM comparator feedback input. Short this pin to INT pin when using the integrator function, or <br> to VSENSE pin without integrator. |
| 9 | OSC | Connect this pin to the input voltage through a voltage divider in order to provide the feed- <br> forward function. It cannot be left floating. |
| 10 | SS | loft start pin. A 5 4 A constant current charges an external capacitor which value sets the soft- <br> start time. |
| 11 | ILIM | An external resistor connected between this pin and GND sets the current limit threshold. |
| 12 | SHDN | Shutdown. When shorted to GND the device stops working; when high, it enables the normal <br> operation. It cannot be left floating. |
| 13 | OVP | Open drain output. When in OVP condition, the internal transistor goes off. Connect this pin to <br> VCC through a resistor. |
| 14 | PGOOD | Open drain output. The internal transistor is on during soft-start or in case of output voltage <br> faults. Connect this pin to VCC through a resistor. |
| 15 | PGND | Low Side driver ground. |
| 16 | LGATE | Low Side driver output. |
| 17 | VDR | Low Side driver supply. |
| 18 | PHASE | Return path of the High Side driver. |
| 19 | HGATE | High side MOSFETS driver output. |
| 20 | BOOT | Bootstrap capacitor pin. High Side driver is supplied through this pin. |

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DR}}=5 \mathrm{~V} ; \mathrm{T}_{\text {amb }}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY SECTION |  |  |  |  |  |  |
| Vin | Input voltage range | Vout=Vref Fsw=110Khz lout=1A | 1.5 |  | 28 | V |
| $V_{C C}$, <br> $V_{D R}$ |  |  | 4.5 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{CC}}$ | Turn-onvoltage |  | 4.2 |  | 4.4 | V |
|  | Turn-off voltage |  | 4.1 |  | 4.3 | V |
| Iqcc <br> (VDR) | Driver quiescent current | VFB > VREF |  |  | 20 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \hline \text { Iqce } \\ & (\mathrm{Vcc}) \end{aligned}$ | Quiescent current | VFB > VREF |  |  | 600 | $\mu \mathrm{A}$ |
| SHUTDOWN SECTION |  |  |  |  |  |  |
| SHDN | Device On |  | 1.2 |  |  | V |
|  | Device Off |  |  |  | 0.6 | V |
| $\begin{gathered} \mathrm{I}_{\mathrm{SH}} \\ \left(\mathrm{~V}_{\mathrm{DR}}\right) \end{gathered}$ | Driver quiescent current in shutdown | SHDN to GND |  |  | 5 | $\mu \mathrm{A}$ |
| $\begin{gathered} \mathrm{I}_{\mathrm{SH}} \\ \left(\mathrm{~V}_{\mathrm{CC}}\right) \end{gathered}$ | Shut down current | SHDN to GND |  |  | 15 | $\mu \mathrm{A}$ |
| SOFT START SECTION |  |  |  |  |  |  |
| Iss | Soft Start current |  | 4 |  | 6 | $\mu \mathrm{A}$ |
|  | SS Clamp Voltage |  |  | 4 |  | V |
| ON TIME |  |  |  |  |  |  |
| Ton | On time duration | VREF=VSENSE OSC=250mV | 850 | 950 | 1050 | ns |

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DR}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VREF=VSENSE OSC=500mV | 380 | 430 | 480 | ns |
|  |  | VREF=VSENSE OSC=1V | 220 | 250 | 280 | ns |
|  |  | VREF=VSENSE OSC=2V | 120 | 150 | 180 | ns |
| OFF TIME |  |  |  |  |  |  |
| Toffmin | Minimum off time |  |  |  | 580 | ns |
|  | Kosc/Toffmin | OSC=250mV |  | 0.4 | 0.45 |  |
| VOLTAGE REFERENCE |  |  |  |  |  |  |
| VREF | Voltage Accuracy | $0 \mu \mathrm{~A}<\mathrm{I}$ REF $<100 \mu \mathrm{~A}$ | 0.891 | 0.9 | 0.909 | V |
| PWM COMPARATOR |  |  |  |  |  |  |
|  | Input voltage offset |  | -2 |  | +2 | mV |
| $\mathrm{I}_{\text {FB }}$ | Input Bias Current |  |  | 0.1 |  | $\mu \mathrm{A}$ |
| CURRENT LIMIT AND ZERO CURRENT COMPARATOR |  |  |  |  |  |  |
|  | ILIM input bias current | ILIM to GND $=120 \mathrm{~K} \Omega$ |  | 5 |  | $\mu \mathrm{A}$ |
| $\mathrm{K}_{\mathrm{C}}$ | Current Limit factor | $\mathrm{R}_{\text {ILIM }}=120 \mathrm{~K} \Omega$ | 0.85 | 1 | 1.15 | $\mu \mathrm{A}$ |
| PHASEGND | Zero Crossing Comparator offset |  | -2 |  | 2 | mV |
| GATE DRIVERS |  |  |  |  |  |  |
|  | High side rise time | $\begin{aligned} & \text { VDR=5V; C=7nF } \\ & \text { HGATE - PHASE from } 2 \text { to } 4.5 \mathrm{~V} \end{aligned}$ |  | 50 | 70 | ns |
|  | High side fall time | $\begin{aligned} & \text { VDR=5V; } \mathrm{C}=7 \mathrm{nF} \\ & \text { HGATE - PHASE from } 2 \text { to } 4.5 \mathrm{~V} \end{aligned}$ |  | 50 | 70 | ns |
|  | Low side rise time | $\mathrm{V}_{\mathrm{DR}}=5 \mathrm{~V}$; $\mathrm{C}=14 \mathrm{nF}$ <br> LGATE from 2 to 4.5 V |  | 50 | 70 | ns |
|  | Low side fall time | $\mathrm{V}_{\mathrm{DR}}=5 \mathrm{~V}$; $\mathrm{C}=14 \mathrm{nF}$ <br> LGATE from 2 to 4.5 V |  | 50 | 70 | ns |
| PGood UVP/OVP PROTECTIONS |  |  |  |  |  |  |
| OVP | Over voltage trip | with respect to $\mathrm{V}_{\text {REF }}$ | 112 | 115 | 118 | \% |
| UVP | Under voltage trip |  | 66 | 69 | 72 | \% |
| PGOOD | Upper threshold (VSENSE/VREF) | $\mathrm{V}_{\text {SENSE }}$ rising | 107 | 110 | 113 | \% |
| PGOOD | Lower threshold (VSENSE/VREF) | VSENSE falling | 86 | 89 | 92 | \% |
| VPGOOD |  | ISOURCE=2mA |  | 0.14 | 0.2 | V |
| INTEGRATOR |  |  |  |  |  |  |
| INT | Over Voltage Clamp | $\mathrm{V}_{\text {SENSE }}=\mathrm{V}_{\text {CC }}$ | 1.04 | 1.07 | 1.1 | V |
| INT | Under Voltage Clamp | $V_{\text {SENSE }}=$ GND | 0.82 | 0.84 | 0.86 | V |
| $V_{\text {SENSE }}$ VREF | Integrator Input Offset Voltage |  | -5 |  | 5 | mV |
| IVSENSE | Input Bias Current |  |  | 0.1 |  | $\mu \mathrm{A}$ |

Figure 1. Functional \& Block Diagram


## 1 DEVICE DESCRIPTION

### 1.1 Constant On Time PWM topology

Figure 2. Loop block schematic diagram


The device implements a Constant On Time control scheme, where the Ton is the high side MOSFET on time duration forced by the one-shot generator. The on time is directly proportional to VSENSE pin voltage and inverse to OSC pin voltage as in Eq1:
Eq $1 \quad \mathrm{~T}_{\text {ON }}=\mathrm{K}_{\text {OSC }} \frac{\mathrm{V}_{\text {SENSE }}}{\mathrm{V}_{\text {OSC }}}+\tau$
where $\mathrm{K}_{\text {OSC }}=250 \mathrm{~ns}$ and $\tau$ is the internal propagation delay time (typ. 70 ns ). The system imposes in steady state a minimum on time corresponding to $\mathrm{V}_{\text {OSC }}=2 \mathrm{~V}$. In fact if the $\mathrm{V}_{\text {OSC }}$ voltage increases above 2 V the corresponding Ton will not decrease. Connecting the OSC pin to a voltage partition from $\mathrm{V}_{\mathrm{IN}}$ to GND, it allows a steady-state switching frequency $\mathrm{F}_{\text {sw }}$ independent of $\mathrm{V}_{\text {IN }}$. It results:
Eq $2 \quad f_{\text {SW }}=\frac{V_{\text {OUT }}}{V_{\text {IN }}} \frac{1}{T_{\text {ON }}}=\frac{\alpha_{\text {OSC }}}{\alpha_{\text {OUT }}} \frac{1}{K_{\text {OSC }}} \rightarrow \alpha_{\text {OSC }}=f_{\text {SW }} K_{\text {OSC }} \alpha_{\text {OUT }}$
where
Eq $3 \quad \alpha_{\mathrm{OSC}}=\frac{V_{\mathrm{OSC}}}{V_{\text {IN }}}=\frac{R_{2}}{R_{2}+R_{1}}$

Eq $4 \quad \alpha_{\text {OUT }}=\frac{V_{\text {FB }}}{V_{\text {OUT }}}=\frac{R_{4}}{R_{3}+R_{4}}$
The above equations allow setting the frequency divider ratio $\alpha_{\text {osc }}$ once output voltage has been set; note that such equations hold only if $\mathrm{V}_{\mathrm{Osc}}<2 \mathrm{~V}$. Further the Eq 2 shows how the system has a switching frequency ideally independent from the input voltage. The delay introduces a light dependence from $\mathrm{V}_{\mathbb{1}}$. A minimum off-time constrain of about 580 ns is introduced in order to assure the boot capacitor charge and to limit the switching fre-
quency after a load transient as well as to mask PWM comparator output against noise and spikes.
The system has not an internal clock, because this is a hysteretic controller, so the turn on pulse will start if three conditions are met contemporarily: the FB pin voltage is lower than the reference voltage, the minimum off time is passed and the current limit comparator is not triggered (i.e. the inductor current is below the current limit value). The voltage on the OSC pin must range between 50 mV and 2 V to ensure the system linearity.

### 1.2 Closing the loop

The loop is closed connecting the output voltage (or the output divider middle point) to the FB pin. The FB pin is linked internally to the comparator negative pin and the positive pin is connected to the reference voltage ( 0.9 V Typ.) as in Figure 2. When the FB goes lower than the reference voltage, the PWM comparator output goes high and sets the flip-flop output, turning on the high side MOSFET. This condition is latched to avoid noise spike. After the on-time (calculated as described in the previous section) the system resets the flip-flop and then turns off the high side MOSFET and turns on the low side MOSFET. Internally the device has more complex logic than a flip-flop to manage the transition in correct way. For more details refers to the Figure 1.
The voltage drop along ground and supply metals connecting output capacitor to the load is a source of DC error. Further the system regulates the output voltage valley value not the average, as in the Figure 3 is shown. So the voltage ripple on the output capacitor is a source of DC static error (as the PCB traces). To compensate the DC errors, an integrator network must be introduced in the control loop, by connecting the output voltage to the INT pin through a capacitor and the FB pin to the INT pin directly as in Figure 4. The internal integrator amplifier with the external capacitor $\mathrm{C}_{\mathrm{INT} 1}$ introduces a DC pole in the control loop. $\mathrm{C}_{\mathrm{INT} 1}$ also provides an AC path for output ripple.

Figure 3. Valley regulation
(ace Error Offset

The integrator amplifier generates a current, proportional to the DC errors, that increases the output capacitance voltage in order to compensate the total static errors. A voltage clamper within the device forces INT pin voltage ranges from $V_{\text {REF- }} 50 \mathrm{mV}, \mathrm{V}_{\text {REF }}+150 \mathrm{mV}$. This is useful to avoid or smooth output voltage overshoot during a load transient. Also, this means that the integrator is capable of recovering output error due to ripple when its peak-to-peak amplitude is less than 150 mV in steady state.
In case of the ripple amplitude is larger than 150 mV , a capacitor $\mathrm{C}_{\text {INT2 }}$ can be connected between INT pin and ground to reduce ripple amplitude at INT pin, otherwise the integrator can operate out of its linear range. Choose CINT1 according to the following equation:

Eq $5 \quad C_{I N T 1}=\frac{g_{I N T} \cdot \alpha_{\mathrm{OUT}}}{2 \cdot \pi \cdot \mathrm{~F}_{\mathrm{u}}}$
where $\mathrm{GINT}=50 \mu \mathrm{~s}$ is the integrator transconductance, $\alpha$ OUT is the output divider ratio given from Eq4 and Fu is the close loop bandwidth. This equation also holds if $\mathrm{C}_{\mathrm{IN} 2}$ is connected between INT pin and ground. $\mathrm{C}_{\mathbf{I N T} 2}$ is given by:

L6995
Eq6 $\quad \frac{\mathrm{C}_{\text {INT2 }}}{\mathrm{C}_{\text {INT1 }}}=\frac{\Delta \mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {INT }}}$
Where $\Delta \mathrm{V}_{\text {OUT }}$ is the output ripple and $\Delta \mathrm{V}_{\text {INT }}$ is the ripple wanted at the INT pin ( 100 mV typ).
Figure 4. Integrator loop block diagram


Respect to a traditional PWM controller, that has an internal oscillator setting the switching frequency, in a hysteretic system the frequency can change with some parameters (input voltage, output current). In L6995 is implemented the voltage feed-forward circuit that allows constant switching frequency during steady-sate operation with the input voltage variation. There are many factors affecting switching frequency accuracy in steady-state operation. Some of these are internal as dead times, which depend on high side MOSFET driver. Others related to the external components as high side MOSFET gate charge and gate resistance, voltage drops on supply and ground rails, low side and high side RDSON and inductor parasitic resistance.
During a positive load transient, (the output current increases), the converter switches at its maximum frequency (the period is TON+TOFFmin) to recover the output voltage drop. During a negative load transient, (the output current decreases), the device stops to switch (high side MOSFET remains off).

### 1.3 Transition from PWM to PFM/PSK

To achieve high efficiency at light load conditions, PFM mode is provided. The PFM mode differs from the PWM mode essentially for the off section; the on section is the same. In PFM after a turn-on cycle the system turnson the low side MOSFET, until the inductor current reaches the zero A value, when the zero-crossing comparator turns off the low side MOSFET. In this way the energy stored in the output capacitor will not flow to ground, through the low side MOSFET, but it will flow to the load. In PWM mode, after a turn on cycle, the system keeps the low side MOSFET on until the next turn-on cycle, so the energy stored in the output capacitor will flow through the low side MOSFET to ground. The PFM mode is naturally implemented in hysteretic controller, in fact in PFM mode the system reads the output voltage with a comparator and then turns on the high side MOSFET when the output voltage goes down a reference value. The device works in discontinuous mode at light load and in continuous mode at high load. The transition from PFM to PWM occurs when load current is around half the inductor current ripple. This threshold value depends on $\mathrm{V}_{\mathbb{I}}, L$, and $\mathrm{V}_{\mathrm{OUT}}$. Note that the higher the in-
ductor value is, the smaller the threshold is. On the other hand, the bigger the inductor value is, the slower the transient response is. In PFM mode the frequency changes, with the output current changing, more than in PWM mode; in fact if the output current increase, the output voltage decreases more quickly; so the successive turn-on arrives before, increasing the switching frequency. The PFM waveforms may appear more noisy and asynchronous than normal operation, but this is normal behaviour mainly due to the very low load. If the PFM is not compatible with the application it can be disabled connecting to $\mathrm{V}_{\mathrm{Cc}}$ the NOSKIP pin.

### 1.4 Softstart

If the supply voltages are already applied, the SHDN pin gives the start-up. The system starts with the high side MOSFET off and the low side MOSFET on. After the SHDN pin is turned on the SS pin voltage begins to increase and the system starts to switch. The softstart is realized by gradually increasing the current limit threshold to avoid output overvoltage. The active soft start range for the $\mathrm{V}_{S S}$ voltage (where the output current limit increase linearly) starts from 0.6 V to 1.5 V . In this range an internal current source ( $5 \mu \mathrm{~A}$ Typ) charges the capacitor on the SS pin; the reference current (for the current limit comparator) forced through ILIM pin is proportional to SS pin voltage and it saturates at $5 \mu \mathrm{~A}$ (Typ.) when SS voltage is close to 1.5 V and the maximum current limit is active. Undervoltage protection is disabled until SS pin voltage reaches 1.5 V ; instead the overvoltage is always present (see figure 5).
Once the SS pin voltage reaches the 1.5 V value, the voltage on SS pin doesn't impact the system operation anymore. If the SHDN pin is turned on before the supplies, the correct start-up sequence is the following: first turn-on the power section and after the logic section ( $\mathrm{V}_{\mathrm{CC}} \mathrm{pin}$ ).

Figure 5. Soft -Start Diagram


Because the system implements the soft start controlling the inductor current, the soft start capacitor selection is function of the output capacitance, the current limit and the soft start active range ( $\Delta \mathrm{V}_{\mathrm{SS}}$ ).
In order to select the softstart capacitor it must be imposed that the output voltage reaches the final value before the soft start voltage reaches the under voltage value (1.5V). In other words the output voltage charging time has to be lower than the uvp time.
The UVP time is given by:
Eq $7 \quad T_{u v p}\left(C_{S S}\right)=\frac{V_{u v p}}{I s s} \cdot C_{S S}$
In order to calculate the output volatge chargin time it should be calculated, before, the output volatrge function versus time. This function can be calculated from the inductor current function; the inductor current function can
be supposed linear function of the time.
Eq $8 \quad \mathrm{I}_{\mathrm{L}}\left(\mathrm{t}, \mathrm{C}_{\mathrm{SS}}\right)=\frac{\left(\mathrm{R}_{\mathrm{ilim}} / R_{\text {dson }} \cdot \mathrm{K}_{\mathrm{C}} \cdot \mathrm{I}_{\mathrm{SS}} \cdot \mathrm{t}\right)}{\left(\Delta \mathrm{V}_{\mathrm{SS}} \cdot \mathrm{C}_{\mathrm{SS}}\right)}$
so the output voltage is given by:
Eq 9

$$
V_{\text {out }}\left(t, C_{S S}\right)=\frac{Q\left(t, C_{S S}\right)}{C_{\text {out }}}=\frac{\left(R_{\text {ilim }} / R_{\text {dson }} \cdot K_{C} \cdot I_{S S} \cdot t^{2}\right)}{\left(C_{\text {out }} \cdot \Delta V_{S S} \cdot C_{S S} \cdot 2\right)}
$$

calling $\mathrm{V}_{\text {out }}$ as the $\mathrm{V}_{\text {out }}$ final value, the output charging time can be estimated as:

Eq 10

$$
\mathrm{I}_{\text {out }}\left(\mathrm{C}_{\mathrm{SS}}\right)=\left[\frac{\left(\mathrm{V}_{\text {out }} \cdot \mathrm{C}_{\text {out }} \cdot \Delta \mathrm{V}_{\text {SS }} \cdot \mathrm{C}_{\mathrm{SS}} \cdot 2\right)}{\left(\mathrm{R}_{\text {ilim }} / \mathrm{R}_{\text {dson }} \cdot \mathrm{K}_{\mathrm{C}} \cdot \mathrm{I}_{\mathrm{SS}}\right)}\right]^{0.5}
$$

the minimum Css value is given imposing this condition:
Eq $11 \quad \mathrm{~T}_{\text {out }}=\mathrm{T}_{\text {uvp }}$

### 1.5 Current limit

The current limit comparator senses the inductor current through the low side MOSFET RDSON drop and compares this value with the ILIM pin voltage value. While the current is above the current limit value, the control inhibits the one-shot start.
To properly set the current limit threshold, it should be noted that this is a valley current limit. Average current depends on the inductor value, $\mathrm{V}_{\mathrm{IN}} \mathrm{V}_{\text {OUt }}$ and switching frequency.
The average output current in current limit is given by:
Eq $12 \quad \mathrm{I}_{\mathrm{OUT}}^{\mathrm{CL}}, ~=I_{\text {max valley }}+\frac{\Delta \mathrm{I}}{2}$
Thus, to set the current threshold, choose RILIM according to the following equation:
Eq $13 \quad I_{\text {max valley }}=\frac{R_{\text {ILim }}}{R d s_{o n}} \cdot K_{C}$
Where $\mathrm{K}_{\mathrm{C}}$ is the current limit factor (Typ $1 \mu \mathrm{~A}$ ). In current limit the system keeps the current constant until the output voltage meets the undervolatge threshold. The system is capable to sink current, but it has not a negative current limit.
The system accuracy is function of the exactness of the resistance connected to ILIM pin and the low side MOSFET RDSON accuracy. Moreover the voltage on ILIM pin must range between 10 mV and 2 V to ensure the system linearity.

Figure 6. Current limit schematic


### 1.6 Protection and fault

Sensing VSENSE pin voltage performs output protection. The nature of the fault (that is, latched OV or latched UV) is given by the PGOOD and OVP pins. If the output voltage is between the $89 \%$ (typ.) and $110 \%$ (typ) of the regulated value, PGOOD is high. If a hard overvoltage or an undervoltage occurs, the device is latched: low side MOSFET is turned on, high side MOSFET is turned off and PGOOD goes low. In case the system detects an overvoltage the OVP pin goes high.

To recover the functionality the device must be shut down and restarted thought the SHDN pin, or the supply has to be removed, and restart with the correct sequence.
These features are useful to protect against short-circuit (UV fault) as well as high side MOSFET short (OV fault).

### 1.7 Drivers

The integrated high-current drivers allow using different size of power MOSFET, maintaining fast switching transition. The driver for the high side MOSFET uses the BOOT pin for supply and PHASE pin for return (floating driver). The driver for the low side MOSFET uses the VDR pin for the supply and PGND pin for the return. The main feature is the adaptive anti-cross-conduction protection, which prevents from both high side and low side MOSFET to be on at the same time, avoiding a high current to flow from VIN to GND. When high side MOSFET is turned off the voltage on the pin PHASE begins to fall; the low side MOSFET is turned on only when the voltage on PHASE pin reaches 250 mV . When low side is turned off, high side remains off until LGATE pin voltage reaches 500 mV . This is important since the driver can work properly with a large range of external power MOSFETS.
The current necessary to switch the external MOSFETS flows through the device, and it is proportional to the MOSFET gate charge and the switching frequency. So the power dissipation of the device is function of the external power MOSFET gate charge and switching frequency.

Eq $14 \quad P_{\text {driver }}=V_{c c} \cdot Q_{\text {gTOT }} \cdot F_{\text {SW }}$
The maximum gate charge values for the low side and high side are given from:
Eq $15 \quad Q_{\text {MAXHS }}=\frac{f_{S W 0}}{f_{S W}} .75 n C$
Eq $16 \quad Q_{\text {MAXLS }}=\frac{f_{S W 0}}{f_{S W}} .125 n C$
Where $f_{S W 0}=500 \mathrm{Khz}$. The equations above are valid for $T_{J}=150^{\circ} \mathrm{C}$. If the system temperature is lower the $Q_{G}$ can be higher.
For the Low Side driver the max output gate charge meets another limit due to the internal traces degradation; in this case the maximum value is $Q_{\text {MAXLS }}=125 \mathrm{nC}$.
The low side driver has been designed to have a low resistance pull-down transistor, around 0.5 ohms. This prevents the voltage on LGATE pin raises during the fast rise-time of the pin PHASE, due to the Miller effect.

## 2 APPLICATION INFORMATION

### 2.1 20A Demo board description

The demoboard shows the device operation in general purpose applications. The evaluation board allows using only one supply because the on board linear regulator LM317LD; the linear regulator supplies the device through the J 1 . Output current in excess of 20A can be reached dependently on the MOSFET type. The SW1 is used to start the device (when the supplies are already present) and to select the PFM/PWM mode.

Figure 7. Demoboard Schematic Diagram


### 2.2 Jumper Connection

Table 1. Jumper connection with integrator

| Component | Connection |
| :---: | :---: |
| C4 | Mounted |
| C7 | Mounted ${ }^{*}$ |
| INT | Close |
| NOINT | Open |

* This component is not necessary, depends from the output ESR capacitor. See the integrator section.

Table 2. Jumper connection without integrator

| Component | Connection |
| :---: | :---: |
| C4 | Not mounted |
| C7 | Not Mounted |
| INT | Open |
| NOINT | Close |

### 2.3 NOTE

There is a linear regulator on board, it allows to use one generator (only for the power section, in fact the IC section is powered by the linear regulator); if the regulator is used close the J 1 , other wise it has to keep open.

## Be careful measuring the efficiency with the linear regulator asserted.

At high current in the integrator configuration (around 20A), it can be seen an oscillation in the switching frequency due to the noise interaction, to reduce this oscillation put a noise filter $\mathrm{R}_{\mathrm{N}}, \mathrm{C}_{\mathrm{N}}$ like in the figure 7 . Note the $R_{N}$ resistor is in the place of the INT jumper near $C 4 . R_{N}, C_{N}$, should be selected with a pole frequency around 1 Mhz , but anyway higher than switching frequency (five times).

### 2.4 DEMOBOARD LAYOUT

Real dimensions: $5,7 \mathrm{~cm} \times 7,7 \mathrm{~cm}$ (2,28inch X 3, 08inch)

Figure 8. PCB layout: bottom side


Figure 9. PCB Layout: Top side


Figure 10. Internal ground plane


Figure 11. Power \& signal plane


Table 3. PCB Layout guidelines

| Goal | Suggestion |
| :--- | :--- |
| Low radiation and low magnetic coupling <br> with the adjacent circuitry. | 1) Small switching current loop areas. (For example placing CIN, High <br> Side and Low side MOSFETS, Shottky diode as close as possible). <br> 2) Controller placed as close as possible to the power MOSFET. <br> 3) Group the gate drive component (Boot cap and diode together near <br> the IC. |
| Don't penalty the efficiency. | Keep power traces and load connections short and wide. |
| Ensure high accuracy in the current sense <br> system. | Phase pin and PGND pin must be made with Kelvin connection and as <br> close as possible to the Low Side MOSFETS. |
| Reduce the noise effect on IC. | 1) Put the feedback component (like output divider, integrator network, <br> etc) as close as possible to the IC. <br> 2) The feedback traces must be parallel and as close as possible. <br> Moreover they must be routed as far as possible from the switching <br> current loops. <br> 3) Make the controller ground connection like the figure 19. |

## Table 4. Component list

The component list is shared in two sections: the first for the general-purpose component, the second for power section:

GENERAL-PURPOSE SECTION

| Part name | Value | Dimension | Notes |
| :---: | :---: | :---: | :---: |
| RESISTOR |  |  |  |
| R1 | $100 \Omega$ | 0603 | Output resistor divider for the linear regulator. |
| R2 | $300 \Omega$ | 0603 |  |
| R3 | $560 \mathrm{k} \Omega$ | 0603 | Input resistor divider (To set switching frequency) |
| R4 | $33 \mathrm{k} \Omega$ | 0603 |  |
| R5 | $47 \Omega$ | 0603 |  |
| R6, R7, R11, R12 | $33 \mathrm{k} \Omega$ | 0603 |  |
| R8 | $47 \mathrm{k} \Omega$ | 0603 | Current limit resistor (To set current limit) |
| R9 | $390 \Omega$ | 0603 | Output resistor divider (To set output voltage) |
| R10 | $1 \mathrm{~K} \Omega$ | 0603 |  |
| R13 | $220 \Omega$ | 0603 |  |
| CAPACITOR |  |  |  |
| C1 | 220 nF | 0805 |  |
| C2 | $47 \mu \mathrm{~F}$ | KEMET-16V |  |
| C3 | 220 nF | 0805 |  |
| C4 | 330pF | 0603 | First integrator capacitor |
| C5 | 47pF | 0603 |  |
| C6 | 10 nF | 0603 |  |
| C7 | N.M. | 0603 | Second integrator capacitor |
| C19 | 220nF | 0805 |  |
| C20 | 220 nF | 0603 | Softstart capacitor |


| Part name | Value | Dimension | Notes |
| :---: | :---: | :---: | :---: |
| C21 | 47pF | 0603 |  |
| C22 | 220 nF | 0805 |  |
| C23 |  | 0603 | N.M. |
| C24 | 1nF | 0603 |  |
| C25 | 1 uF | Tantalum |  |
| DIODES |  |  |  |
| D1 | BAT54 |  | 25V |
| POWER SECTION |  |  |  |
| OUTPUT CAPACITORS |  |  |  |
| C10-C11-C12 | 3X330uF | EEFUE0D331R PANASONIC | Output capacitor C8, C9 N.M. |
| INPUT CAPACITORS |  |  |  |
| $\begin{gathered} \hline \text { C13, C14, C16, C17, } \\ \text { C15 C18 } \end{gathered}$ | 10uF | $\begin{gathered} \hline \text { C34Y5U1E106Z } \\ \text { TOKIN } \end{gathered}$ | Input capacitor |
|  | 10uF | $\begin{gathered} \text { C3225Y5V1E106Z } \\ \text { TDK } \end{gathered}$ |  |
| Part name | Value | Dimension | Notes |
|  | 10uF | $\begin{aligned} & \text { ECJ4XF1E106Z } \\ & \text { PANASONIC } \end{aligned}$ |  |
|  | 10uF | TMK325F106ZH TAIYO YUDEN |  |
| INDUCTOR |  |  |  |
| L1 | $0.6 \mu \mathrm{H}$ | ETQP6F0R6BFA PANASONIC |  |
|  | $0.6 \mu \mathrm{H}$ | $\begin{gathered} \text { A959ASR60N } \\ \text { TOKO } \end{gathered}$ |  |
|  | $0.6 \mu \mathrm{H}$ | DXM1306-R60-T COEV |  |
|  | $0.6 \mu \mathrm{H}$ | CEP12D38H0R6 SUMIDA |  |
| POWER MOS |  |  |  |
| Q1,Q2 | STS11NF3LL | STMicroelectronics | Q3 N.M. |
|  | STSJ25NF3LL | STMicroelectronics | Q3 N.M. |
| Q5,Q6 | STS25NH3LL | STMicroelectronics | Q4 N.M. |
| DIODES |  |  |  |
| D2 | STPS3L40U | STMicroelectronics | 25V |
| INTEGRATED CIRCUIT |  |  |  |
| U1 | LM317LD |  | Linear regulator |
| U2 | L6995 |  |  |
| Switcher |  |  |  |
| Notes: 1. N.M.=Not Mounted <br> 2. The demoboard with this component list is set to give: $\mathrm{V}_{\mathrm{OUT}}=1.25 \mathrm{~V}, \mathrm{FSW}_{\mathrm{SW}}=270 \mathrm{kHz}$ with an input voltage around $\mathrm{V}_{\mathbb{I}}=20 \mathrm{~V}$ with the integrator feature, and with 20A continuos output current. <br> 3. All capacitors are intended ceramic type otherwise specified. |  |  |  |

15/25

## 3 STEP BY STEP DESIGN

$\mathrm{V}_{\text {IN }}=20 \mathrm{~V} \mathrm{~V}_{\text {OUT }}=1.25 \mathrm{~V}$ IOUT $=20 \mathrm{~A}$ FSW $=270 \mathrm{kHz}$
In this design it is considered a low profile demoboard, so a great attention is given to the components height.

### 3.1 Input capacitor.

A pulsed current (with zero average value) flows through the input capacitor of a buck converter. The AC component of this current is quite high and dissipates a considerable amount of power on the ESR capacitor:

Eq $17 \quad P_{\text {CIN }}=E_{\text {CIN }} \cdot$ lout $^{2} \cdot \frac{\text { Vin } \cdot(\text { Vin }- \text { Vout })}{\operatorname{Vin}^{2}}$
The $\mathrm{I}_{\text {RMS }}$ current is given by:
Eq $18 \quad \mathrm{Icin}_{\mathrm{rms}}=\sqrt{\operatorname{lout}^{2} \delta(1-\delta)+\frac{\delta}{12}\left(\Delta \mathrm{I}_{\mathrm{L}}\right)^{2}}$
Neglecting the last term, the equation reduces to:
Eq $19 \quad \mathrm{Icin}_{\mathrm{rms}}=\operatorname{lout} \sqrt{\delta(1-\delta)}$
which maximum value corresponds to $\delta=1 / 2$.
ICIN RMS $^{2}$, has a maximum equal to $\delta=1 / 2$ (@ VIN = 2×VOUT, that is, $50 \%$ duty cycle). The input capacitor, therefore, should be selected with an RMS rated current higher than $\operatorname{ICIN} \mathrm{N}_{\mathrm{RSS}}$. Electrolytic capacitors are the most used because are the cheapest ones and are available with a wide range of RMS current ratings. The only drawback is that, considering a requested ripple current rating, they are physically larger than other capacitors. Very good tantalum capacitors are coming available, with very low ESR and small size. The only problem is that they occasionally can burn out if subjected to very high current during the charge. So, it is better avoid this type of capacitors for the input filter of the device. In fact, they can be subjected to high surge current when connected to the power supply. If available for the requested value and voltage rating, the ceramic capacitors have usually a higher RMS current rating for a given physical size (due to the very low ESR). From the equation 18 it is found:

$$
\mathrm{Icin}_{\mathrm{rms}}=4.8 \mathrm{~A}
$$

Considering $10 \mu \mathrm{~F}$ capacitors ceramic, that have $\mathrm{ICIN}_{\mathrm{RMS}}=1.5 \mathrm{~A}, 6 \mathrm{pzs}$. are needed.

### 3.2 Inductor

In order to determine the inductor value is necessary considering the maximum output current to decide the inductor current saturation. Once the inductor current saturation it is found automatically is found the inductor value. In our design it is considered a very low profile inductor.

$$
\mathrm{L}=0.6 \mu \mathrm{H}
$$

The saturation current for this choke is around 25A

### 3.3 Output capacitor

The output capacitor is chosen by the output voltage static and dynamic accuracy. The static accuracy is related to the output voltage ripple value, while the dynamic accuracy is related to the output current load step.
If the static precision is around $\pm 2 \%$ for the 1.25 V output, the output accuracy is $\pm 25 \mathrm{mV}$.
To determine the ESR value from the output precision is necessary before calculate the ripple current:

Eq $20 \quad \Delta I=\frac{\text { Vin }-V_{o}}{L} \cdot \frac{V_{o}}{V i n} \cdot T_{s w}$
Considering a switching frequency around 270 kHz from the equation above the ripple current is around 7A.
So the maximum ESR should be:
Eq $21 \quad \mathrm{ESR}=\frac{\Delta \mathrm{V}_{\text {ripple }}}{\frac{\Delta I}{2}}=7 \mathrm{~m} \Omega$
The dynamic specifications are sometimes more relaxed than the static requirements so the ESR value around $7 \mathrm{~m} \Omega$ should be enough.
The current ripple flows through the output capacitor, so the output capacitors should be calculated also to sustain this ripple: the RMS current value is given from Eq22.

Eq 22 Icout $_{\text {rms }}=\frac{1}{2 \sqrt{3}} \Delta I_{L}$
But this is usually a negligible constrain when choosing output capacitor.
To allow the device control loop to work properly output capacitor zero should be at the least ten times smaller than switching frequency. The output capacitor value (Cout) and the output capacitor ESR (ESR large enough and small enough, to keep the output voltage ripple within the specification and to give to the device a minimum signal to noise ratio.

### 3.4 Power MOSFETS and Schottky Diodes

Since a 5 V bus powers the gate drivers of the device, the use of logic-level MOSFETS is highly recommended, especially for high current applications. The breakdown voltage VBR $_{\text {DSS }}$ must be greater than $\mathrm{VIN}_{\mathrm{MAX}}$ with a certain margin, so the selection will address 20 V or 30 V devices.
The RDSON can be selected once the allowable power dissipation has been established. By selecting identical Power MOSFET for the main switch and the synchronous rectifier, the total power they dissipate does not depend on the duty cycle. Thus, if PON is this power loss (few percent of the rated output power), the required RDSON (@ $25^{\circ} \mathrm{C}$ ) can be derived from:

Eq 23

$\alpha$ is the temperature coefficient of RDSON (typically, $\alpha=510^{-3}{ }^{\circ} \mathrm{C}^{-1}$ for these low-voltage classes) and $\Delta \mathrm{T}$ the admitted temperature rise. It is worth noticing, however, that generally the lower RDSON, the higher is the gate charge $Q_{G}$, which leads to a higher gate drive consumption. In fact, each switching cycle, a charge $Q_{G}$ moves from the input source to ground, resulting in an equivalent drive current:

Eq $24 \quad \mathrm{Iq}=\mathrm{Qg} \cdot \mathrm{F}_{\mathrm{SW}}$
The SCHOTTY diode placed in parallel to the synchronous rectifier must have a reverse voltage VRRM greater than VIN ${ }_{\text {MAX }}$. For application with low Duty Cycle, where the input voltage is high (around 20V) it is very important to select the high side MOSFET with low gate charge, to reduce the switching losses as STS11NF3LL. For the low side section should be selected a low RDSon as STS25NH3LL.

### 3.5 Output voltage setting

To select the output divider network there isn't a specific criteria, but a low divider network value (around $100 \Omega$ ) reduces the efficiency at low current; instead a high value divider network ( $500 \mathrm{~K} \Omega$ ) increase the noise effects. A network divider values from 1 K to 50 K is right. From the Eq4:

L6995
$R 10=1 \mathrm{~K} \Omega$
$\mathrm{R} 9=390 \Omega$
The device output voltage is adjustable by connecting a voltage divider from output to VSENSE pin. Minimum output voltage is $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {REF }}=0.9 \mathrm{~V}$. Once output divider and frequency divider have been designed as to obtain the required output voltage and switching frequency, the following equation gives the smallest input voltage, which allows L6995 to regulate (which corresponds to TOFF = TOFF, MIN):

Eq $25 \delta<1-\frac{\alpha_{\text {OSC }}}{\alpha_{\text {OUT }}} \cdot \frac{1}{\left(\frac{\mathrm{~K}_{\text {OSC }}}{T_{\text {OFFMIN }}}\right)}$
where the $\mathrm{K}_{\mathrm{OSC}} /$ Toffmin $^{\text {O }}$ ratio worst-case is given in electrical characteristic table (pag. 4).

### 3.6 Voltage Feed Forward

Choosing the switching frequency around 270 KHz from the Eq1. It can be selected the input divider. For example:
R3 $=560 \mathrm{~K} \Omega$
R4=28K $\Omega$
In order to compensate the comparator delay R4 resistor should be increased around 20\%.
$\mathrm{R} 4=33 \mathrm{~K} \Omega$

### 3.7 Current limit resistor

From the Eq13 can be set the valley current limit, knowing the low side RDS ${ }_{\mathrm{ON}}$. To set the exact current limit it must be considered the temperature effect. So two STS25NH3LL have $2.75 \mathrm{~m} \Omega$ @ $25^{\circ} \mathrm{C}$, at $100^{\circ} \mathrm{C}$ can be considered $3.85 \mathrm{~m} \Omega$
$R 8=47 \mathrm{~K} \Omega$

### 3.8 Integrator capacitor

Let it be $\mathrm{Fu}=15 \mathrm{kHz}$.
Since VREF $=0.9 \mathrm{~V}$, from Eq4, it follows $\alpha$ OUT $=0.72$ and, from Eq5 it follows $\mathrm{C}_{\mathrm{INT} 1}=330 \mathrm{pF}$. Because the ripple is lower than 150 mV the system doesn't need the second integrator capacitor.

### 3.9 Soft start capacitor

Considering the soft start equations can be found:
Css $=200 \mathrm{pF}$
These equations are valid whitout load. When an active load is present the equantions result more complex; further some active loads have unexpected effect, as higher current than the expected one during the start up, that can change the start up time.
In this case the capacitor value can be selected on the application; anyway the Eq11 gives an idea about the $\mathrm{C}_{\text {SS }}$ value.

### 3.9.1 Efficiency

$\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V} \mathrm{~V}_{\text {OUT }}=1.25 \mathrm{~V} \mathrm{~F}_{\mathrm{SW}}=270 \mathrm{KHz}$
Figure 12. Efficiency vs output current


### 3.10 5A demo Board

Figure 13. Schematic Diagram


19/25

### 3.11 DEMOBOARD LAYOUT

Real dimensions: $4.7 \mathrm{~cm} \times 2.7 \mathrm{~cm}$ (1.85inch X1.063inch)

Figure 14. Top side components placement


Figure 15. Bottom side Jumpers distribution


Figure 16. Top side layout


Figure 17. Bottom side layout


Table 5. Component list
GENERAL-PURPOSE SECTION

| Part name | Value | Nimension | Notes |
| :---: | :---: | :---: | :---: |
| RESISTOR | $33 \mathrm{k} \Omega$ | 0603 | Pull-up resistor |
| R1, R5, R9, R10 | $10 \mathrm{k} \Omega$ | 0603 | Outputresistordivider <br> (To set output voltage) |
| R2 | $10 \mathrm{k} \Omega$ | 0603 |  |
| R3 | $21 \mathrm{k} \Omega$ | 0603 | Inputresistordivider <br> (To set switching frequency) |
| R4 | $470 \mathrm{k} \Omega$ | 0603 |  |
| R6 | $47 \Omega$ | 0603 | Current limit resistor |
| R7 | $120 \mathrm{k} \Omega$ | 0603 |  |
| R8 |  |  |  |
| CAPACITOR | 330 pF | 0603 | First integrator capacitor |
| C1 | $\mathrm{N} . \mathrm{M}$. | 0603 | Second integrator capacitor |
| C2 | $\mathrm{N} . \mathrm{M}$. | 0603 |  |
| C 3 | 100 nF | 0603 |  |
| C 4 | $1 \mu \mathrm{~F}$ | Tantalum |  |
| C 5 | 10 nF | 0603 |  |
| C 6 | 47 pF | 0603 | Softstart capacitor |
| $\mathrm{C} 8, \mathrm{C} 12$ | 22 nF | 0603 |  |
| C9 |  |  |  |


| Part name | Value | Dimension | Notes |
| :---: | :---: | :---: | :---: |
| C10 | 100nF | 0603 |  |
| C11 | 100nF | 0603 |  |
| DIODE |  |  |  |
| D1 | BAR18 |  |  |
| POWER SECTION |  |  |  |
| INPUT CAPACITORS |  |  |  |
| C7, C13 | 10رF | C34Y5U1E106ZTE12 TOKIN |  |
| OUTPUT CAPACITORS |  |  |  |
| C14, C15 | 330رF | EEFUEOD331R PANASONIC |  |
| INDUCTOR |  |  |  |
| L1 | $2.7 \mu \mathrm{H}$ | $\begin{gathered} \hline \text { DO3316P-272HC } \\ \text { COILCRAFT } \end{gathered}$ |  |
|  | $2.2 \mu \mathrm{H}$ | $\begin{aligned} & \hline \text { ETQP6H2R2GF } \\ & \text { PANASONIC } \end{aligned}$ |  |
|  | $3.3 \mu \mathrm{H}$ | $\begin{aligned} & \hline \text { DQ7545 } \\ & \text { COEV } \end{aligned}$ |  |
| POWER MOS |  |  |  |
| Q1,Q2 | STS8DNF3LL | STMicroelectronics | Double mos in sigle package |
| DIODE |  |  |  |
| D2 | STPS3L40U | STMicroelectronics | 3 |

Notes: 1. N.M.=Not Mounted
2. The demoboard with this component list is set to give: VOUT $=1.8 \mathrm{~V}$, $\mathrm{FSW}_{\text {SW }}=250 \mathrm{kHz}$ with an input voltage around $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}$ and with the integrator feature.
3. The diode efficiency impact is very low; it is not a necessary component.
4. All capacitors are intended ceramic type otherwise specified.

### 3.11.1 Efficiency

$\mathrm{V}_{\text {in }}=20 \mathrm{~V} \mathrm{~V}_{\text {out }}=1.8 \mathrm{~V}_{\text {sw }}=270 \mathrm{kHz}$
Figure 18. Efficiency vs output current


21/25

## 4 TYPICAL OPERATING CHARACTERISTICS

The measurements refer to the part list in table $4 . \mathrm{V}_{\text {in }}=20 \mathrm{~V} \mathrm{~V}_{\text {out }}=1.25 \mathrm{~V} \mathrm{~F}_{\mathrm{sw}}=270 \mathrm{kHz} \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

Figure 19. Soft Start with no load.


Ch1-> Inductor current
Ch2-> Output voltage

Figure 20. Soft Start with 20A load.


Ch1-> Inductor current
Ch2-> Output voltage
Ch3-> Soft Start voltage

Figure 21. Normal functionality in PSK mode.


Ch1-> Inductor current
Ch2-> Output voltage
Ch3-> Phase voltage

Figure 22. Normal functionality in PWM mode.


Ch1-> Inductor current
Ch2-> Output voltage
Ch3-> Phase voltage

Figure 23. Load transient from 0 to 18A.


Ch1-> Output current
Ch2-> Output voltage
Ch3->Phase voltage
Figure 24. Load transient from 18A to 0A..


Figure 25. Switching Frequency Vs Output current


Figure 26. Switching Frequency Vs Input Voltage


23/25

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.20 |  |  | 0.047 |
| A1 | 0.050 |  | 0.150 | 0.002 |  | 0.006 |
| A2 | 0.800 | 1.000 | 1.050 | 0.031 | 0.039 | 0.041 |
| b | 0.190 |  | 0.300 | 0.007 |  | 0.012 |
| c | 0.090 |  | 0.200 | 0.004 |  | 0.008 |
| D (1) | 6.400 | 6.500 | 6.600 | 0.252 | 0.256 | 0.260 |
| E | 6.200 | 6.400 | 6.600 | 0.244 | 0.252 | 0.260 |
| E1 (1) | 4.300 | 4.400 | 4.500 | 0.170 | 0.173 | 0.177 |
| e |  | 0.650 |  |  | 0.026 |  |
| L | 0.450 | 0.600 | 0.750 | 0.018 | 0.024 | 0.030 |
| L1 |  | 1.000 |  |  | 0.039 |  |
| k | $0^{\circ}$ (min.) $8^{\circ}$ (max.) |  |  |  |  |  |
| aaa |  |  | 0.100 |  |  | 0.004 |
| Note: 1. D and E1 does not include mold flash or protrusions. Mold flash or potrusions shall not exceed 0.15 mm (.006inch) per side. |  |  |  |  |  |  |



Thin Shrink Small Outline Package


Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

## The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com

