To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010

Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas relectronics product for any Renesas Electronics product for any application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

3803 Group (Spec.H) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

3803 Group (Spec.H) Mask ROM version DESCRIPTION

The 3803 group (Spec.H) is the 8-bit microcomputer based on the 740 family core technology.

The 3803 group (Spec.H) is designed for household products, office automation equipment, and controlling systems that require analog signal processing, including the A/D converter and D/A converters.

FEATURES

Basic machine-language instructions	1
• Minimum instruction execution time $0.24 \ \mu$	ιs
(at 16.8 MHz oscillation frequenc	y)
Memory size	
ROM 16 K to 60 K byte	es
RAM 640 to 2048 byte	es
• Programmable input/output ports 5	6
Software pull-up resistorsBuilt-i	n
• Interrupts	
21 sources, 16 vectors	
(external 8, internal 12, software	1)
(external 8, internal 12, software Timers 16-bit ×	
	1
• Timers 16-bit ×	: 1 4
• Timers	: 1 4 r)
• Timers	(1) 4 r) (d)
Timers	(1 4 r) (d) (d)
 Timers	(1 4 r) (d) (d) (er)
 Timers	(1 4 r) (d) (d) (er) ls
Timers	(1 4 r) (d) (d) (er) ls (ed)

Watchdog timer	16-bit × 1
LED direct drive port	
Clock generating circuit	Built-in 2 circuits
(connect to external ceramic resonator or qua	artz-crystal oscillator)
Power source voltage	
[In high-speed mode]	
At 16.8 MHz oscillation frequency	
At 12.5 MHz oscillation frequency	
At 8.4 MHz oscillation frequency	
At 4.2 MHz oscillation frequency	
At 2.1 MHz oscillation frequency	
[In middle-speed mode]	
At 16.8 MHz oscillation frequency	
At 12.5 MHz oscillation frequency	
At 8.4 MHz oscillation frequency	
At 6.3 MHz oscillation frequency	1.8 to 5.5 V
[In low-speed mode]	
At 32 kHz oscillation frequency	1.8 to 5.5 V
Power dissipation	
In high-speed mode	40 mW (typ.)
(at 16.8 MHz oscillation frequency, at 5 V po	ower source voltage)
In low-speed mode	
(at 32 kHz oscillation frequency, at 3 V po	wer source voltage)
Operating temperature range	–20 to 85 °C
Packages	
SPPRDP0064BA-A (64P4B) (64	
FPPRQP0064GA-A (64P6N-A) (64-pi	
IID DLODOOCARD A (CADCO A) (CA $a^{1}a$	$10 \dots 10 \dots IOED$

FP......PRQP0064GA-A (64P6N-A) (64-pin 14 × 14 mm QFP) HPPLQP0064KB-A (64P6Q-A) (64-pin 10 × 10 mm LQFP) KPPLQP0064GA-A (64P6U-A) (64-pin 14 × 14 mm LQFP) WGPTLG0064JA-A (64F0G) (64-pin 6 × 6 mm FLGA)

Currently support products are listed below.

Table 1 Support products (Mask ROM version)

Product name	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38034M4H-XXXSP			PRDP0064BA-A (64P4B)	
M38034M4H-XXXFP	16384	640	PRQP0064GA-A (64P6N-A)	
M38034M4H-XXXHP	(16254)	640	PLQP0064KB-A (64P6Q-A)	
M38034M4H-XXXKP			PLQP0064GA-A (64P6U-A)	
M38037M6H-XXXSP			PRDP0064BA-A (64P4B)	
M38037M6H-XXXFP 🕜 🥄	24576	1024	PRQP0064GA-A (64P6N-A)	
M38037M6H-XXXHP	(24446)	1024	PLQP0064KB-A (64P6Q-A)	
M38037M6H-XXXKP			PLQP0064GA-A (64P6U-A)	
M38037M8H-XXXSP			PRDP0064BA-A (64P4B)	
M38037M8H-XXXFP	32768	1024	PRQP0064GA-A (64P6N-A)	
M38037M8H-XXXHP	(32638)		PLQP0064KB-A (64P6Q-A)	
M38037M8H-XXXKP			PLQP0064GA-A (64P6U-A)	
M38039MCH-XXXSP			PRDP0064BA-A (64P4B)	
M38039MCH-XXXFP	49152	2048	PRQP0064GA-A (64P6N-A)	
M38039MCH-XXXHP	(49022)		PLQP0064KB-A (64P6Q-A)	
M38039MCH-XXXKP			PLQP0064GA-A (64P6U-A)	
M38039MFH-XXXSP	IFH-XXXSP		PRDP0064BA-A (64P4B)	
M38039MFH-XXXFP]	2048	PRQP0064GA-A (64P6N-A)	
M38039MFH-XXXHP	61440 (61310)		PLQP0064KB-A (64P6Q-A)	
M38039MFH-XXXKP			PLQP0064GA-A (64P6U-A)	
M38039MFH-XXXWG	1		PTLG0064JA-A (64F0G)	

NOTE:

1. Electrical characteristics differ by the 3803 group standard versions and the 3803 group (spec.H). Since the 3803 group standard versions are not indicated to this data sheet, refer to "3803/3804 Group Data Sheet".

RENESAS

Rev.3.11 Apr 5, 2006 REJ03B0017-0311

Downloaded from Elcodis.com electronic components distributor

Page 1 of 113

3803 Group (Spec.H) Flash memory version DESCRIPTION

The 3803 group (Spec.H) flash memory version is the 8-bit microcomputer based on the 740 family core technology. The 3803 group (Spec.H) is designed for household products, office automation equipment, and controlling systems that require analog signal processing, including the A/D converter and D/A converters.

FEATURES

- Basic machine-language instructions 71
- Minimum instruction execution time 0.24 µs

	(at 16.8 MHz oscillation frequency)
 Memory size 	
Flash memory	60 K bytes
RAM	
• Programmable input/outp	ut ports 56
· Software pull-up resistors	Built-in
• Interrupts	
21 sources, 16 vectors	
	(external 8, internal 12, software 1)
• Timers	16-bit × 1
	$8-bit \times 4$
	(with 8-bit prescaler)
• Serial interface 8-bi	$t \times 2$ (UART or Clock-synchronized)
	8-bit \times 1 (Clock-synchronized)
DIVIN	

- PWM 8-bit $\times 1$ (with 8-bit prescaler)
- A/D converter 10-bit × 16 channels (8-bit reading enabled)
- Watchdog timer 16-bit $\times\,1$
- Clock generating circuit Built-in 2 circuits (connect to external ceramic resonator or quartz-crystal oscillator)

Power source voltage
In high-speed mode
At 16.8 MHz oscillation frequency 4.5 to 5.5 V
At 12.5 MHz oscillation frequency 4.0 to 5.5 V
At 8.4 MHz oscillation frequency 2.7 to 5.5 V
In middle-speed mode
At 16.8 MHz oscillation frequency 4.5 to 5.5 V
At 12.5 MHz oscillation frequency 2.7 to 5.5 V
In low-speed mode
At 32 kHz oscillation frequency 2.7 to 5.5 V
Power dissipation
In high-speed mode 27.5 mW (typ.)
(at 16.8 MHz oscillation frequency, at 5 V power source voltage)
In low-speed mode 1200 µW (typ.)
(at 32 kHz oscillation frequency, at 3 V power source voltage)
• Operating temperature range20 to 85 °C
• Packages
SPPRDP0064BA-A (64P4B) (64-pin 750 mil SDIP)
FPPRQP0064GA-A (64P6N-A) (64-pin 14 × 14 mm QFP)
HP PLQP0064KB-A (64P6Q-A) (64-pin 10 × 10 mm LQFP)
KP PLQP0064GA-A (64P6U-A) (64-pin 14 × 14 mm LQFP)
WG PTLG0064JA-A (64F0G) (64-pin 6 × 6 mm FLGA)
<flash memory="" mode=""></flash>
• Power source voltage $Vcc = 2.7 \text{ to } 5.5 \text{ V}$
• Program/Erase voltage $Vcc = 2.7$ to 5.5 V
• Programming method Programming in unit of byte
• Erasing method Block erasing
 Program/Erase control by software command
Number of times for programming/proging 100

• Number of times for programming/erasing 100

<Notes>

The flash memory version cannot be used for application embedded in the MCU card.

Currently support products are listed below.

Table 2 Support products (Flash memory version)

Flash memory size (bytes)	RAM size (bytes)	Package	Remarks
0		PRDP0064BA-A (64P4B)	
		PRQP0064GA-A (64P6N-A)	
		PLQP0064KB-A (64P6Q-A)	Vcc = 2.7 to 5.5 V
61440 20	2048 -	PLQP0064GA-A (64P6U-A)	
		PTLG0064JA-A (64F0G)	
		PRDP0064BA-A (64P4B)	
		PRQP0064GA-A (64P6N-A)	Vcc = 4.0 to 5.5 V
		PLQP0064KB-A (64P6Q-A)	1
	(bytes)	(bytes) RAM size (bytes)	(bytes) RAW size (bytes) Package 61440 PRDP0064BA-A (64P4B) PRDP0064BA-A (64P6N-A) PLQP0064KB-A (64P6Q-A) PLQP0064GA-A (64P6Q-A) PTLG0064JA-A (64P6Q-A) PTLG0064JA-A (64P6Q-A) PRDP0064BA-A (64P6N-A) PRDP0064BA-A (64P6N-A)

NOTE:
1. Since description, features, and electrical charactristics etc. of M38039FFSP, M38039FFFP, M38039FFHP are not indicated, refer to "3803/3804 group Data Sheet".

RENESAS

Page 2 of 113




Fig 1.	Pin configuration (Top view) PRQP0064GA-A (64P6N-A)/PLQP0064KB-A (64P6Q-A)/PLQP0064GA-A (64P6U-A)

	Table 3	List of package (PRQP0064G	A-A	(64P6N-A)/PLQP0064KB-A	A (64P6Q-A)/PLQP0064GA-A (64P6U-A)
--	---------	----------------------------	-----	------------------------	------------------------------------

Package	Product name	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Remarks
	M38034M4H-XXXFP	16384 (16254)	640	
	M38037M6H-XXXFP	24576 (24446)	1024	
	M38037M8H-XXXFP	32768 (32638)	1024	Mask ROM version
PRQP0064GA-A (64P6N-A)	M38039MCH-XXXFP	49152 (49022)	2048	
(041 01171)	M38039MFH-XXXFP	61440 (61310)	2048	
	M38039FFHFP	61440	2048	Flash memory version
	M38039FFFP	61440	2048	Flash memory version (Vcc = 4.0 - 5.5 V)
	M38034M4H-XXXHP	16384 (16254)	640	
PLQP0064KB-A (64P6Q-A)	M38037M6H-XXXHP	24576 (24446)	1024	
	M38037M8H-XXXHP	32768 (32638)	1024	Mask ROM version
	M38039MCH-XXXHP	49152 (49022)	2048	
	M38039MFH-XXXHP	61440 (61310)	2048	
	M38039FFHHP	61440	2048	Flash memory version
	M38039FFHP	61440	2048	Flash memory version (Vcc = 4.0 - 5.5 V)
	M38034M4H-XXXKP	16384 (16254)	640	
	M38037M6H-XXXKP	24576 (24446)	1024	
PLQP0064GA-A	M38037M8H-XXXKP	32768 (32638)	1024	Mask ROM version
(64P6U-A)	M38039MCH-XXXKP	49152 (49022)	2048	
	M38039MFH-XXXKP	61440 (61310)	2048]
	M38039FFHKP	61440	2048	Flash memory version

NOTE:

 Since description, features, and electrical charactristics etc. of M38039FFFP and M38039FFHP are not indicated, refer to "3803/ 3804 Group Data Sheet".

Rev.3.11 Apr 5, 2006 REJ03B0017-0311

2006 Page 3 of 113




Fig 2. Pin configuration (Top view) (PRDP0064BA-A (64P4B))


Table 4	List of	package	(Spec.H)
---------	---------	---------	----------

Package	Product name	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Remarks	
	M38034M4H-XXXSP	16384 (16254)	640		
	M38037M6H-XXXSP	24576 (24446)	1024		
	M38037M8H-XXXSP	32768 (32638)	1024	Mask ROM version	
PRDP0064BA-A (64P4B)	M38039MCH-XXXSP	49152 (49022)	2048		
	M38039MFH-XXXSP	61440 (61310)	2048		
	M38039FFHSP	61440	2048 Flash memory version	Flash memory version	
	M38039FFSP	61440	2048	Flash memory version (Vcc = 4.0 – 5.5 V)	

NOTE:

 Since description, features, and electrical charactristics etc. of M38039FFSP are not indicated, refer to "3803/3804 Group Data Sheet".

Page 4 of 113 **RENESAS**







Table 5 List of package (PTLG0064JA-A (64F0G))

Package	Product name	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Remarks
PTLG0064JA-A	M38039MFH-XXXWG	61440 (61310)	2048	Mask ROM version
FTLG0004JA-A	M38039FFHWG	61440	2048	Flash memory version

Rev.3.11 Apr 5, 2006 REJ03B0017-0311 Page 5 of 113 **RENESAS**



Apr 5, 2006 Rev.3.11 REJ03B0017-0311

RENESAS

Page 6 of 113


PIN DESCRIPTION

Pin	Name	Functions	Function except a port function	
Vcc, Vss	Power source	 Apply voltage of 1.8 V – 5.5 V to Vcc, and 0 V to Vss. In the flash memory version, apply voltage of 2.7 V – 5.5 V to Vcc. 		
CNVss	CNVss input	 This pin controls the operation mode of the chip. Normally connected to Vss. 		
Vref	Reference voltage	Reference voltage input pin for A/D and D/A converters.		
AVss	Analog power source	 Analog power source input pin for A/D and D/A converters. Connect to Vss. 		
RESET	Reset input	 Reset input pin for active "L". 		
Xin	Main clock input	 Input and output pins for the clock generating circuit. Connect a ceramic resonator or quartz-crystal oscillator between the second term of terms of t	een the XIN and XOUT pins to set	
Хоит	Main clock output	 the oscillation frequency. When an external clock is used, connect the clock source to t open. 	he XIN pin and leave the XOUT pin	
P00/AN8– P07/AN15	I/O port P0	8-bit CMOS I/O port. I/O direction register allows each pin to be individually	A/D converter input pin	
P10/INT41 P11/INT01	I/O port P1	Programmed as either input or output.CMOS compatible input level.	 Interrupt input pin 	
P12–P17	-	CMOS 3-state output structure. Pull-up control is enabled in a bit unit.		
P20-P27	I/O port P2	P20 – P27 (8 bits) are enabled to output large current for LED drive.		
P30/DA1 P31/DA2	I/O port P3	 8-bit CMOS I/O port. I/O direction register allows each pin to be individually 	 D/A converter input pin 	
P32, P33		programmed as either input or output.		
P34/RxD3 P35/TxD3 P36/ <u>S</u> clk3 P37/SRDY3		 CMOS compatible input level. P30, P31, P34 – P37 are CMOS 3-state output structure. P32, P33 are N-channel open-drain output structure. Pull-up control of P30, P31, P34 – P37 is enabled in a bit unit. 	Serial I/O3 function pin	
P40/INT40/XCOUT P41/INT00/XCIN	I/O port P4	 8-bit CMOS I/O port. I/O direction register allows each pin to be individually programmed as either input or output. 	 Interrupt input pin Sub-clock generating I/O pin (resonator connected) 	
P42/INT1 P43/INT2		CMOS compatible input level. CMOS 3-state output structure.	 Interrupt input pin 	
P44/RxD1 P45/TxD1 P46/SCLK1		Pull-up control is enabled in a bit unit.	Serial I/O1 function pin	
P47/SRDY1/CNTR2			• Serial I/O1, timer Z function pin	
P50/SIN2 P51/SOUT2 P52/SCLK2 P53/SRDY2	I/O port P5		Serial I/O2 function pin	
P54/CNTR0			Timer X function pin	
P55/CNTR1]		 Timer Y function pin 	
P56/PWM			PWM output pin	
P57/INT3			 Interrupt input pin 	
P60/AN0- P67/AN7	I/O port P6		 A/D converter input pin 	

Page 7 of 113


RENESAS

PART NUMBERING



RENESAS

Fig 5. Part numbering



Downloaded from Elcodis.com electronic components distributor

GROUP EXPANSION

Renesas plans to expand the 3803 group (Spec.H) as follows.

Memory Size

- Flash memory size60 K bytes
- Mask ROM size16 K to 60 K bytes
- RAM size 640 to 2048 bytes

Packages

- PRDP0064BA-A (64P4B)
-0.8 mm-pitch plastic molded QFP • PLQP0064KB-A (64P6Q-A)
- PLQP0064GA-A (64P6U-A)
- PTLG0064JA-A (64F0G)

.....0.65 mm-pitch plastic molded FLGA




Fig 6. Memory expansion plan

RENESAS

Page 9 of 113

FUNCTIONAL DESCRIPTION

CENTRAL PROCESSING UNIT (CPU)

The 3803 group (Spec.H) uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

The FST and SLW instructions cannot be used.

The STP, WIT, MUL, and DIV instructions can be used.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc. are executed mainly through the accumulator.

[Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

[Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

[Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts.

The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure.8.

Store registers other than those described in Figure.7 with program when the user needs them during interrupts or subroutine calls (see Table 7).

[Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig 7. 740 Family CPU register structure

Rev.3.11 Apr 5, 2006 Page 10 of 113 **RENESAS** REJ03B0017-0311




Fig 8. Register push and pop at interrupt generation and subroutine call

Table 7	Push and pop instructions o	f accumulator or	processor status register
			processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

Rev.3.11 Apr 5, 2006 Page 11 of 113 **RENESAS** REJ03B0017-0311

Downloaded from Elcodis.com electronic components distributor

[Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction. Interrupts are disabled when the I flag is "1".

Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1".

Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can execute decimal arithmetic.

Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

 Table 8
 Set and clear instructions of each bit of processor status register

Or an

	C flag	Z flag	l flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	-	SEI	SED	-	SET	-	-
Clear instruction	CLC	-	CLI	CLD	-	CLT	CLV	-

[CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit, the internal system clock control bits, etc. The CPU mode register is allocated at address 003B16.





Fig 9. Structure of CPU mode register



MISRG

(1) Bit 0 of address 001016: Oscillation stabilizing time set after STP instruction released bit

When the MCU stops the clock oscillation by the STP instruction and the STP instruction has been released by an external interrupt source, usually, the fixed values of Timer 1 and Prescaler 12 (Timer 1 = 0116, Prescaler 12 = FF16) are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by setting "1" to bit 0 of MISRG (address 001016).

However, by setting this bit to "1", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction. Figure 10 shows the structure of MISRG.

(2) Bits 1, 2, 3 of address 001016: Middle-speed Mode Automatic Switch Function

In order to switch the clock mode of an MCU which has a subclock, the following procedure is necessary:

set CPU mode register (003B16) --> start main clock oscillation --> wait for oscillation stabilization --> switch to middle-speed mode (or high-speed mode).

However, the 3803 group (Spec.H) has the built-in function which automatically switches from low to middle-speed mode by program.

• Middle-speed mode automatic switch by program

The middle-speed mode can also be automatically switched by program while operating in low-speed mode. By setting the middle-speed automatic switch start bit (bit 3) of MISRG (address 001016) to "1" in the condition that the middle-speed mode automatic switch set bit is "1" while operating in low-speed mode, the MCU will automatically switch to middle-speed mode. In this case, the oscillation stabilizing time of the main clock can be selected by the middle-speed automatic switch wait time set bit (bit 2) of MISRG (address 001016).

20110




Fig 10. Structure of MISRG

Rev.3.11 Apr 5, 2006 Page 14 of 113 **RENESAS** REJ03B0017-0311

MEMORY

• Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

• RAM

The RAM is used for data storage and for stack area of subroutine calls and interrupts.

• ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is a user area for storing programs. The reserved ROM area can program/erase in the flash memory version.

• Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.

<Note>

Since the contents of RAM are undefined at reset, be sure to set an initial value before use.




Fig 11. Memory map diagram

Rev.3.11 Apr 5, 2006 REJ03B0017-0311 Page 15 of 113 **RENESAS**

Downloaded from <u>Elcodis.com</u> electronic components distributor

000016	Port P0 (P0)	002016	Prescaler 12 (PRE12)
000116	Port P0 direction register (P0D)	002116	Timer 1 (T1)
000216	Port P1 (P1)	002216	Timer 2 (T2)
000316	Port P1 direction register (P1D)	002316	Timer XY mode register (TM)
000416	Port P2 (P2)	002416	Prescaler X (PREX)
000516	Port P2 direction register (P2D)	002516	Timer X (TX)
000616	Port P3 (P3)	002616	Prescaler Y (PREY)
000716	Port P3 direction register (P3D)	002716	Timer Y (TY)
000816	Port P4 (P4)	002816	Timer Z low-order (TZL)
000916	Port P4 direction register (P4D)	002916	Timer Z high-order (TZH)
000A16	Port P5 (P5)	002A16	Timer Z mode register (TZM)
000B16	Port P5 direction register (P5D)	002B16	PWM control register (PWMCON)
000C16	Port P6 (P6)	002C16	PWM prescaler (PREPWM)
000D16	Port P6 direction register (P6D)	002D16	PWM register (PWM)
000E16	Timer 12, X count source selection register (T12XCSS)	002E16	
000F16	Timer Y, Z count source selection register (TYZCSS)	002F16	Baud rate generator 3 (BRG3)
001016	MISRG	003016	Transmit/Receive buffer register 3 (TB3/RB3)
001116	Reserved *	003116	Serial I/O3 status register (SIO3STS)
001216	Reserved *	003216	Serial I/O3 control register (SIO3CON)
001316	Reserved *	003316	UART3 control register (UART3CON)
001416	Reserved *	003416	AD/DA control register (ADCON)
001516	Reserved *	003516	AD conversion register 1 (AD1)
001616	Reserved *	003616	DA1 conversion register (DA1)
001716	Reserved *	003716	DA2 conversion register (DA2)
001816	Transmit/Receive buffer register 1 (TB1/RB1)	003816	AD conversion register 2 (AD2)
001916	Serial I/O1 status register (SIO1STS)	003916	Interrupt source selection register (INTSEL)
001A16	Serial I/O1 control register (SIO1CON)	003A16	Interrupt edge selection register (INTEDGE)
001B16	UART1 control register (UART1CON)	003B16	CPU mode register (CPUM)
001C16	Baud rate generator (BRG1)	003C16	Interrupt request register 1 (IREQ1)
001D16	Serial I/O2 control register (SIO2CON)	003D16	Interrupt request register 2 (IREQ2)
001E16	Watchdog timer control register (WDTCON)	003E16	Interrupt control register 1 (ICON1)
001F16	Serial I/O2 register (SIO2)	003F16	Interrupt control register 2 (ICON2)
0FE016	Flash memory control register 0 (FMCR0)	0FF016	
	Flash memory control register 1 (FMCR1)	0FF116	
0FE216	Flash memory control register 2 (FMCR2)	0FF216	Port P2 pull-up control register (PULL2)
0FE316	Reserved *	0FF316	Port P3 pull-up control register (PULL3)
0FE416	Reserved *	0FF416	Port P4 pull-up control register (PULL4)
0FE516	Reserved *	0FF516	Port P5 pull-up control register (PULL5)
0FE616	Reserved *	0FF616	Port P6 pull-up control register (PULL6)
0FE716	Reserved *		
0FE816	Reserved *	*Reserved	d area: Do not write any data to these addresses, because these
0FE916	Reserved *		areas are reserved.
0FEA16			
0FEB16			
0FEC16			
0FED16			
0FEE16			
0FEF16	Reserved *		
ig 12. N	lemory map of special function register (SFR)		

Apr 5, 2006 Page 16 of 113 **RENESAS** Rev.3.11 REJ03B0017-0311

Rev.3.11

I/O PORTS

The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating. By setting the port P0 pull-up control register (address 0FF016) to the port P6 pull-up control register (address 0FF616) ports can control pull-up with a program. However, the contents of these

registers do not affect ports programmed as the output ports.

Table 9	I/O port function
---------	-------------------


Pin	Name	Input/ Output	I/O Structure	Non-Port Function	Related SFRs	Ref. No.
P00/AN8-P07/AN15	Port P0	Input/output,	CMOS compatible	A/D converter input	AD/DA control register	(1)
P10/INT41 P11/INT01	Port P1	individual bits	input level CMOS 3-state	External interrupt input	Interrupt edge selection register	(2)
P12–P17			output			(3)
P20/LED0-P27/LED7	Port P2					
P30/DA1 P31/DA2	Port P3			D/A converter output	AD/DA control register	(4)
P32, P33			CMOS compatible input level N-channel open-drain output	. 24	0	(5)
P34/RxD3 P35/TxD3 P36/Sclk3 P37/SRDY3			CMOS compatible input level CMOS 3-state output	Serial I/O3 function I/O	Serial I/O3 control register UART3 control register	(6) (7) (8) (9)
P40/INT40/XCOUT P41/INT00/XCIN	Port P4			External interrupt input Sub-clock generating circuit	Interrupt edge selection register CPU mode register	(10) (11)
P42/INT1 P43/INT2				External interrupt input	Interrupt edge selection register	(2)
P44/RxD1 P45/TxD1 P46/SCLK1				Serial I/O1 function I/O	Serial I/O1 control register UART1 control register	(6) (7) (8)
P47/SRDY1/CNTR2				Serial I/O1 function I/O Timer Z function I/O	Serial I/O1 control register Timer Z mode register	(12)
P50/SIN2 P51/SOUT2 P52/SCLK2 P53/SRDY2	Port P5	0		Serial I/O2 function I/O	Serial I/O2 control register	(13) (14) (15) (16)
P54/CNTR0 P55/CNTR1				Timer X, Y function I/O	Timer XY mode register	(17)
P56/PWM				PWM output	PWM control register	(18)
P57/INT3				External interrupt input	Interrupt edge selection register	(2)
P60/AN0-P67/AN7	Port P6	1		A/D converter input	AD/DA control register	(1)

NOTES:

Refer to the applicable sections how to use double-function ports as function I/O ports. Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction. When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate. 1. 2.

Apr 5, 2006







Rev.3.11 Apr 5, 2006 Page 18 of 113 **RENESAS** REJ03B0017-0311




Fig 14. Port block diagram (2)

Rev.3.11 Apr 5, 2006 Page 19 of 113 **RENESAS** REJ03B0017-0311






Fig 15. Port block diagram (3)

 $\mathbf{ }$










Fig 17. Structure of port pull-up control register (2)

Rev.3.11 Apr 5, 2006 Page 22 of 113 **RENESAS** REJ03B0017-0311








Fig 19. Structure of port pull-up control register (4)

-OL at

INTERRUPTS

The 3803 group (Spec.H)'s interrupts are a type of vector and occur by 16 sources among 21 sources: eight external, twelve internal, and one software.

Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The reset and the BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the reset and the BRK instruction interrupt.

When several interrupt requests occur at the same time, the interrupts are received according to priority.

Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

- 1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
- 2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- 3. The interrupt jump destination address is read from the vector table into the program counter.

Interrupt Source Selection

Which of each combination of the following interrupt sources can be selected by the interrupt source selection register (address 003916).

- 1. INTo or Timer Z
- 2. CNTR1 or Serial I/O3 reception
- 3. Serial I/O2 or Timer Z
- 4. INT4 or CNTR2
- 5. A/D converter or serial I/O3 transmission

External Interrupt Pin Selection

The occurrence sources of the external interrupt INT0 and INT4 can be selected from either input from INT00 and INT40 pin, or input from INT01 and INT41 pin by the INT0, INT4 interrupt switch bit of interrupt edge selection register (bit 6 of address 003A16).

<Notes>

When setting the followings, the interrupt request bit may be set to "1".

• When setting external interrupt active edge Related register: Interrupt edge selection register (address 003A16) Timer XY mode register (address 002316)

Timer Z mode register (address 002A16)

• When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated Related register: Interrupt source selection register (address 003916)

When not requiring for the interrupt occurrence synchronized with these setting, take the following sequence.

(1) Set the corresponding interrupt enable bit to "0" (disabled).

- Set the interrupt edge select bit (the active edge switch bit) or the interrupt source select bit.
- (3) Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- (4) Set the corresponding interrupt enable bit to "1" (enabled).

Interrupt Source	Priority	Vector Addresses ⁽¹⁾		Interrupt Request Generating	Remarks	
		High	Low	Conditions	Non-maskable	
Reset ⁽²⁾	1	FFFD16	FFFC16	At reset		
ΙΝΤο	2	FFFB16	FFFA16	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)	
Timer Z				At timer Z underflow		
INT ₁	3	FFF916	FFF816	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)	
Serial I/O1 reception	4	FFF716	FFF616	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected	
Serial I/O1 transmission	5	FFF516	FFF416	At completion of serial I/O1 transmission shift or when transmission buffer is empty	Valid when serial I/O1 is selected	
Timer X	6	FFF316	FFF216	At timer X underflow		
Timer Y	7	FFF116	FFF016	At timer Y underflow		
Timer 1	8	FFEF16	FFEE16	At timer 1 underflow	STP release timer underflow	
Timer 2	9	FFED16	FFEC16	At timer 2 underflow		
CNTR₀	10	FFEB16	FFEA16	At detection of either rising or falling edge of CNTR0 input	External interrupt (active edge selectable)	
CNTR1	11	FFE916	FFE816	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)	
Serial I/O3 reception				At completion of serial I/O3 data	Valid when serial I/O3 is selected	
Serial I/O2	12	FFE716	FFE616	At completion of serial I/O2 data transmission or reception	Valid when serial I/O2 is selected	
Timer Z				At timer Z underflow		
INT ₂	13	FFE516	FFE416	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)	
INT3	14	FFE316	FFE216	At detection of either rising or falling edge of INT3 input	External interrupt (active edge selectable)	
INT4	15	FFE116	FFE016	At detection of either rising or falling edge of INT4 input	External interrupt (active edge selectable)	
CNTR2	1		\sim	At detection of either rising or falling edge of CNTR2 input	External interrupt (active edge selectable)	
A/D converter	16	FFDF16	FFDE16	At completion of A/D conversion		
Serial I/O3 transmission		· ′		At completion of serial I/O3 transmission shift or when transmission buffer is empty	Valid when serial I/O3 is selected	
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt	

Table 10 Interrupt vector addresses and priority

NOTES: 1. Vector addresses contain interrupt jump destination addresses. 2. Reset function in the same way as an interrupt with the highest priority.




Fig 20. Interrupt control

Page 27 of 113 **RENESAS** Rev.3.11 Apr 5, 2006 REJ03B0017-0311




Fig 21. Structure of interrupt-related registers

Rev.3.11 Apr 5, 2006 Page 28 of 113 **RENESAS** REJ03B0017-0311

TIMERS

• 8-bit Timers

The 3803 group (Spec.H) has four 8-bit timers: timer 1, timer 2, timer X, and timer Y.

The timer 1 and timer 2 use one prescaler in common, and the timer X and timer Y use each prescaler. Those are 8-bit prescalers. Each of the timers and prescalers has a timer latch or a prescaler latch.

The division ratio of each timer or prescaler is given by 1/(n + 1), where n is the value in the corresponding timer or prescaler latch. All timers are down-counters. When the timer reaches "0016", an underflow occurs at the next count pulse and the contents of the corresponding timer latch are reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to that timer is set to "1".

· Timer divider

The divider count source is switched by the main clock division ratio selection bits of CPU mode register (bits 7 and 6 at address 003B16). When these bits are "00" (high-speed mode) or "01" (middle-speed mode), XIN is selected. When these bits are "10" (low-speed mode), XCIN is selected.

• Prescaler 12

The prescaler 12 counts the output of the timer divider. The count source is selected by the timer 12, X count source selection register among 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, 1/1024 of f(XIN) or f(XCIN).

• Timer 1 and Timer 2

The timer 1 and timer 2 counts the output of prescaler 12 and periodically set the interrupt request bit.

• Prescaler X and prescaler Y

The prescaler X and prescaler Y count the output of the timer divider or f(XCIN). The count source is selected by the timer 12, X count source selection register (address 000E16) and the timer Y, Z count source selection register (address 000F16) among 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, and 1/1024 of f(XIN) or f(XCIN); and f(XCIN).

• Precautions

Set the double-function port of CNTR0/CNTR1 pin and port P54/P55 to output in this mode.

(3) Event Counter Mode

· Mode selection

This mode can be selected by setting "10" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

• Explanation of operation

The operation is the same as the timer mode's except that the timer counts signals input from the CNTR0 or CNTR1 pin. The valid edge for the count operation depends on the CNTR0 active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316). When it is "0", the rising edge is valid. When it is "1", the falling edge is valid.

• Precautions

Page 29 of 113 **RENESAS**

Set the double-function port of CNTR0/CNTR1 pin and port P54/P55 to input in this mode.

Rev.3.11 Apr 5, 2006 REJ03B0017-0311

Downloaded from Elcodis.com electronic components distributor

Timer X and Timer Y

The timer X and timer Y can each select one of four operating modes by setting the timer XY mode register (address 002316).

(1) Timer mode

Mode selection

This mode can be selected by setting "00" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

• Explanation of operation

The timer count operation is started by setting "0" to the timer X count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the timer XY mode register (address 002316).

When the timer reaches "0016", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.

(2) Pulse Output Mode

Mode selection

This mode can be selected by setting "01" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

• Explanation of operation

The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR0/CNTR1 pin. Regardless of the timer counting or not the output of CNTR0/CNTR1 pin is initialized to the level of specified by their active edge switch bits when writing to the timer. When the CNTR0 active edge switch bit (bit 2) and the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316) is "0", the output starts with "H" level. When it is "1", the output starts with "L" level.

Switching the CNTR0 or CNTR1 active edge switch bit will reverse the output level of the corresponding CNTR0 or CNTR1 pin.

(4) Pulse Width Measurement Mode

Mode selection

This mode can be selected by setting "11" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

• Explanation of operation

When the CNTR0 active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316) is "1", the timer counts during the term of one falling edge of CNTR0/CNTR1 pin input until the next rising edge of input ("L" term). When it is "0", the timer counts during the term of one rising edge input until the next falling edge input ("H" term).

· Precautions

Set the double-function port of CNTR0/CNTR1 pin and port P54/P55 to input in this mode.

The count operation can be stopped by setting "1" to the timer X count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the timer XY mode register (address 002316). The interrupt request bit is set to "1" each time the timer underflows.

· Precautions when switching count source

When switching the count source by the timer 12, X and Y count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.

Therefore, select the timer count source before setting the value to the prescaler and the timer.







Fig 22. Block diagram of timer X, timer Y, timer 1, and timer 2

Rev.3.11 Apr 5, 2006 Page 31 of 113 **RENESAS** REJ03B0017-0311







Rev.3.11 Apr 5, 2006 Page 33 of 113 **RENESAS** REJ03B0017-0311

• 16-bit Timer

The timer Z is a 16-bit timer. When the timer reaches "000016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to the timer Z is set to "1".

When reading/writing to the timer Z, perform reading/writing to both the high-order byte and the low-order byte. When reading the timer Z, read from the high-order byte first, followed by the low-order byte. Do not perform the writing to the timer Z between read operation of the high-order byte and read operation of the low-order byte. When writing to the timer Z, write to the low-order byte first, followed by the high-order byte. Do not perform the reading to the timer Z between write operation of the low-order byte and write operation of the high-order byte.

The timer Z can select the count source by the timer Z count source selection bits of timer Y, Z count source selection register (bits 7 to 4 at address 000F16).

Timer Z can select one of seven operating modes by setting the timer Z mode register (address 002A16).

(1) Timer mode

Mode selection

This mode can be selected by setting "000" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

• Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

• Interrupt

When an underflow occurs, the INT0/timer Z interrupt request bit (bit 0) of the interrupt request register 1 (address 003C16) is set to "1".

• Explanation of operation

During timer stop, usually write data to a latch and a timer at the same time to set the timer value.

The timer count operation is started by setting "0" to the timer Z count stop bit (bit 6) of the timer Z mode register (address 002A16).

When the timer reaches "000016", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.

When writing data to the timer during operation, the data is written only into the latch. Then the new latch value is reloaded into the timer at the next underflow.

(2) Event counter mode

· Mode selection

This mode can be selected by setting "000" to the timer Z operating mode bits (bits 2 to 0) and setting "1" to the timer/event counter mode switch bit (bit 7) of the timer Z mode register (address 002A16).

The valid edge for the count operation depends on the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16). When it is "0", the rising edge is valid. When it is "1", the falling edge is valid.

• Interrupt

The interrupt at an underflow is the same as the timer mode's.

• Explanation of operation

The operation is the same as the timer mode's.

Set the double-function port of CNTR2 pin and port P47 to input in this mode.

Figure 27 shows the timing chart of the timer/event counter mode.

(3) Pulse output mode

Mode selection

This mode can be selected by setting "001" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

• Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

Interrupt

The interrupt at an underflow is the same as the timer mode's.

• Explanation of operation

The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR2 pin. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the output starts with "H" level. When it is "1", the output starts with "L" level.

• Precautions

Page 34 of 113 **RENESAS**

The double-function port of CNTR2 pin and port P47 is automatically set to the timer pulse output port in this mode. The output from CNTR2 pin is initialized to the level depending on CNTR2 active edge switch bit by writing to the timer. When the value of the CNTR2 active edge switch bit is changed, the output level of CNTR2 pin is inverted.

Figure.28 shows the timing chart of the pulse output mode.

Rev.3.11 Apr 5, 2006 REJ03B0017-0311

(4) Pulse period measurement mode

Mode selection

This mode can be selected by setting "010" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

• Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

• Interrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse period measurement is completed, the INT4/CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to "1".

• Explanation of operation

The cycle of the pulse which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the timer counts during the term from one falling edge of CNTR2 pin input to the next falling edge. When it is "1", the timer counts during the term from one rising edge input to the next rising edge input.

When the valid edge of measurement completion/start is detected, the 1's complement of the timer value is written to the timer latch and "FFFF16" is set to the timer.

Furthermore when the timer underflows, the timer Z interrupt request occurs and "FFFF16" is set to the timer. When reading the timer Z, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

Precautions

Set the double-function port of CNTR2 pin and port P47 to input in this mode.

A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).

Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.

"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start.

Figure.29 shows the timing chart of the pulse period measurement mode.

Page 35 of 113 **RENESAS**

(5) Pulse width measurement mode

· Mode selection

This mode can be selected by setting "011" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

· Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

• Interrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse widths measurement is completed, the INT4/CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to "1".

Explanation of operation

The pulse width which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the timer counts during the term from one rising edge input to the next falling edge input ("H" term). When it is "1", the timer counts during the term from one falling edge of CNTR2 pin input to the next rising edge of input ("L" term).

When the valid edge of measurement completion is detected, the 1's complement of the timer value is written to the timer latch.

When the valid edge of measurement completion/start is detected, "FFFF16" is set to the timer.

When the timer Z underflows, the timer Z interrupt occurs and "FFFF16" is set to the timer Z. When reading the timer Z, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

Precautions

Set the double-function port of CNTR2 pin and port P47 to input in this mode.

A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse widths).

Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.

"FFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start.

Figure.30 shows the timing chart of the pulse width measurement mode.

Rev.3.11 Apr 5, 2006 REJ03B0017-0311

(6) Programmable waveform generating mode

Mode selection

This mode can be selected by setting "100" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

• Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

• Interrupt

The interrupt at an underflow is the same as the timer mode's.

• Explanation of operation

The operation is the same as the timer mode's. Moreover the timer outputs the data set in the output level latch (bit 4) of the timer Z mode register (address 002A16) from the CNTR2 pin each time the timer underflows.

Changing the value of the output level latch and the timer latch after an underflow makes it possible to output an optional waveform from the CNTR2 pin.

• Precautions

The double-function port of CNTR2 pin and port P47 is automatically set to the programmable waveform generating port in this mode.

Figure.31 shows the timing chart of the programmable waveform generating mode.

(7) Programmable one-shot generating mode

· Mode selection

This mode can be selected by setting "101" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

• Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

• Interrupt

The interrupt at an underflow is the same as the timer mode's. The trigger to generate one-shot pulse can be selected by the INT1 active edge selection bit (bit 1) of the interrupt edge selection register (address 003A16). When it is "0", the falling edge active is selected; when it is "1", the rising edge active is selected.

When the valid edge of the INT1 pin is detected, the INT1 interrupt request bit (bit 1) of the interrupt request register 1 (address 003C16) is set to "1".

• Explanation of operation

 "H" one-shot pulse; Bit 5 of timer Z mode register = "0" The output level of the CNTR2 pin is initialized to "L" at mode selection. When trigger generation (input signal to INT1 pin) is detected, "H" is output from the CNTR2 pin. When an underflow occurs, "L" is output. The "H" one-shot pulse width is set by the setting value to the timer Z register low-order and high-order. When trigger generating is detected during timer count stop, although "H" is output from the CNTR2 pin, "H" output state continues because an underflow does not occur. 2. "L" one-shot pulse; Bit 5 of timer Z mode register = "1" The output level of the CNTR2 pin is initialized to "H" at mode selection. When trigger generation (input signal to INT1 pin) is detected, "L" is output from the CNTR2 pin. When an underflow occurs, "H" is output. The "L" one-shot pulse width is set by the setting value to the timer Z loworder and high-order. When trigger generating is detected

during timer count stop, although "L" is output from the CNTR2 pin, "L" output state continues because an underflow does not occur.

Precautions

Set the double-function port of INT1 pin and port P42 to input in this mode.

The double-function port of CNTR2 pin and port P47 is automatically set to the programmable one-shot generating port in this mode.

This mode cannot be used in low-speed mode.

If the value of the CNTR2 active edge switch bit is changed during one-shot generating enabled or generating one-shot pulse, then the output level from CNTR2 pin changes.

Figure.32 shows the timing chart of the programmable one-shot generating mode.

<Notes regarding all modes>

• Timer Z write control

Which write control can be selected by the timer Z write control bit (bit 3) of the timer Z mode register (address 002A16), writing data to both the latch and the timer at the same time or writing data only to the latch.

When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the address of timer Z and the timer is updated at next underflow. After reset release, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the address of timer Z.

In the case of writing data only to the latch, if writing data to the latch and an underflow are performed almost at the same time, the timer value may become undefined.

· Timer Z read control

A read-out of timer value is impossible in pulse period measurement mode and pulse width measurement mode. In the other modes, a read-out of timer value is possible regardless of count operating or stopped.

However, a read-out of timer latch value is impossible.

· Switch of interrupt active edge of CNTR2 and INT1

Each interrupt active edge depends on setting of the CNTR2 active edge switch bit and the INT1 active edge selection bit.

· Switch of count source

When switching the count source by the timer Z count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.

Therefore, select the timer count source before setting the value to the prescaler and the timer.

· Usage of CNTR2 pin as normal I/O port P47

To use the CNTR2 pin as normal I/O port P47, set timer Z operating mode bits (b2, b1, b0) of timer Z mode register (address 002A16) to "000".





Fig 25. Block diagram of timer Z


:01

Page 37 of 113 **RENESAS** Rev.3.11 Apr 5, 2006 REJ03B0017-0311


3




Rev.3.11 Apr 5, 2006 Page 38 of 113 **RENESAS** REJ03B0017-0311



Rev.3.11 Apr 5, 2006 Page 39 of 113 **RENESAS** REJ03B0017-0311








Fig 30. Timing chart of pulse width measurement mode (Measuring "L" term)

Rev.3.11 Apr 5, 2006 Page 40 of 113 **RENESAS** REJ03B0017-0311




Fig 31. Timing chart of programmable waveform generating mode




Fig 32. Timing chart of programmable one-shot generating mode ("H" one-shot pulse generating)

RENESAS Rev.3.11 Apr 5, 2006 Page 41 of 113 REJ03B0017-0311

SERIAL INTERFACE

Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6 of address 001A16) to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.





Fig 33. Block diagram of clock synchronous serial I/O1



Rev.3.11 Apr 5, 2006 Page 42 of 113 **RENESAS** REJ03B0017-0311

(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit (b6) of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.





Fig 35. Block diagram of UART serial I/O1



Rev.3.11 Apr 5, 2006 Page 43 of 113 **RENESAS** REJ03B0017-0311

[Transmit Buffer Register 1/Receive Buffer Register 1 (TB1/RB1)] 001816

The transmit buffer register 1 and the receive buffer register 1 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

[Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O1 function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode. The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O1 control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

deroduct

[Serial I/O1 Control Register (SIO1CON)] 001A16

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

[UART1 Control Register (UART1CON)] 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the P45/TxD1 pin.

[Baud Rate Generator 1 (BRG1)] 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.




Fig 37. Structure of serial I/O1 control registers

Rev.3.11 Apr 5, 2006 Page 45 of 113 **RENESAS** REJ03B0017-0311

<Notes concerning serial I/O1>

- 1. Notes when selecting clock synchronous serial I/O
- 1.1 Stop of transmission operation
- Note

Clear the serial I/O1 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, SCLK1, and $\overline{SRDY1}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

- 1.2 Stop of receive operation
- Note

Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (serial I/O disabled).

- 1.3 Stop of transmit/receive operation
- Note

Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (serial I/O disabled) (refer to 1.1).

- 2. Notes when selecting clock asynchronous serial I/O
- 2.1 Stop of transmission operation

Note

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0".

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, SCLK1, and $\overline{SRDY1}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

- 2.2 Stop of receive operation
- Note

Clear the receive enable bit to "0" (receive disabled).

2.3 Stop of transmit/receive operation

• Note 1 (only transmission operation is stopped) Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0".

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, SCLK1, and $\overline{SRDY1}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

• Note 2 (only receive operation is stopped) Clear the receive enable bit to "0" (receive disabled).


Rev.3.11 Apr 5, 2006 Page 46 of 113 **RENESAS** REJ03B0017-0311

- 3. $\overline{SRDY1}$ output of reception side
- Note

When signals are output from the $\overline{SRDY1}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the $\overline{SRDY1}$ output enable bit, and the transmit enable bit to "1" (transmit enabled).

- 4. Setting serial I/O1 control register again
- Note

Set the serial I/O1 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0".



5.Data transmission control with referring to transmit shift register completion flag

Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

6. Transmission control when external clock is selected

• Note

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK1 input level. Also, write data to the transmit buffer register at "H" of the SCLK1 input level.

- 7. Transmit interrupt request when transmit enable bit is set
- Note
- When using the transmit interrupt, take the following sequence.
- 1. Set the serial I/O1 transmit interrupt enable bit to "0" (disabled).
- 2. Set the transmit enable bit to "1".
- 3. Set the serial I/O1 transmit interrupt request bit to "0" after 1 or more instruction has executed.
- 4. Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).
- Reason

When the transmit enable bit is set to "1", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.

Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O2, the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register (address 001F₁₆).

[Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains eight bits which control various serial I/O2 functions.




Fig 38. Structure of Serial I/O2 control register




Fig 39. Block diagram of serial I/O2

Rev.3.11 Apr 5, 2006 Page 48 of 113 **RENESAS** REJ03B0017-0311




Fig 40. Timing of serial I/O2

Serial I/O3

Serial I/O3 can be used as either clock synchronous or asynchronous (UART) serial I/O3. A dedicated timer is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O3 mode can be selected by setting the serial I/O3 mode selection bit of the serial I/O3 control register (bit 6 of address 003216) to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.





Fig 41. Block diagram of clock synchronous serial I/O3



Rev.3.11 Apr 5, 2006 Page 50 of 113 **RENESAS** REJ03B0017-0311

(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O3 mode selection bit (b6) of the serial I/O3 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.





Fig 43. Block diagram of UART serial I/O3



Rev.3.11 Apr 5, 2006 Page 51 of 113 **RENESAS** REJ03B0017-0311

[Transmit Buffer Register 3/Receive Buffer Register 3 (TB3/RB3)] 003016

The transmit buffer register 3 and the receive buffer register 3 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

[Serial I/O3 Status Register (SIO3STS)] 003116

The read-only serial I/O3 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O3 function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode. The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O3 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O3 enable bit SIOE (bit 7 of the serial I/O3 control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O3 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O3 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

deroduct

[Serial I/O3 Control Register (SIO3CON)] 003216

The serial I/O3 control register consists of eight control bits for the serial I/O3 function.

[UART3 Control Register (UART3CON)] 003316

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the P35/TxD3 pin.

[Baud Rate Generator 3 (BRG3)] 002F16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.




Fig 45. Structure of serial I/O3 control registers

Rev.3.11 Apr 5, 2006 Page 53 of 113 **RENESAS** REJ03B0017-0311

<Notes concerning serial I/O3>

- 1. Notes when selecting clock synchronous serial I/O
- 1.1 Stop of transmission operation
- Note

Clear the serial I/O3 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and $\overline{SRDY3}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

- 1.2 Stop of receive operation
- Note

Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O3 enable bit to "0" (serial I/O disabled).

- 1.3 Stop of transmit/receive operation
- Note

Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O3 enable bit to "0" (serial I/O disabled) (refer to 1.1).

- 2. Notes when selecting clock asynchronous serial I/O
- 2.1 Stop of transmission operation

Note

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to "0".

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and $\overline{SRDY3}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

- 2.2 Stop of receive operation
- Note

Clear the receive enable bit to "0" (receive disabled).

2.3 Stop of transmit/receive operation

• Note 1 (only transmission operation is stopped) Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to "0".

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and $\overline{SRDY3}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

• Note 2 (only receive operation is stopped) Clear the receive enable bit to "0" (receive disabled).


Rev.3.11 Apr 5, 2006 Page 54 of 113 **RENESAS** REJ03B0017-0311

- 3. $\overline{SRDY3}$ output of reception side
- Note

When signals are output from the $\overline{SRDY3}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the $\overline{SRDY3}$ output enable bit, and the transmit enable bit to "1" (transmit enabled).

- 4. Setting serial I/O3 control register again
- Note

Set the serial I/O3 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0".



5.Data transmission control with referring to transmit shift register completion flag

Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

6. Transmission control when external clock is selected

Note

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK3 input level. Also, write data to the transmit buffer register at "H" of the SCLK input level.

- 7. Transmit interrupt request when transmit enable bit is set
- Note
- When using the transmit interrupt, take the following sequence.
- 1. Set the serial I/O3 transmit interrupt enable bit to "0" (disabled).
- 2. Set the transmit enable bit to "1".
- 3. Set the serial I/O3 transmit interrupt request bit to "0" after 1 or more instruction has executed.
- 4. Set the serial I/O3 transmit interrupt enable bit to "1" (enabled).
- Reason

When the transmit enable bit is set to "1", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.

PULSE WIDTH MODULATION (PWM)

The 3803 group (Spec.H QzROM version) has PWM functions with an 8-bit resolution, based on a signal that is the clock input XIN or that clock input divided by 2 or the clock input XCIN or that clock input divided by 2 in low-speed mode.

Data Setting

The PWM output pin also functions as port P56. Set the PWM period by the PWM prescaler, and set the "H" term of output pulse by the PWM register. If the value in the PWM prescaler is n and the value in the PWM register is m (where n = 0 to 255 and m = 0 to 255): PWM period = $255 \times (n+1) / f(XIN)$ = $31.875 \times (n+1) \mu s$ (when f(XIN) = 8 MHz, count source selection bit = "0") Output pulse "H" term = PWM period $\times m / 255$ = $0.125 \times (n+1) \times m \mu s$ (when f(XIN) = 8 MHz, count source selection bit = "0")

PWM Operation

When bit 0 (PWM enable bit) of the PWM control register is set to "1", operation starts by initializing the PWM output circuit, and pulses are output starting at an "H".

If the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.




Fig 46. Timing of PWM period




Fig 47. Block diagram of PWM function




Fig 49. PWM output timing when PWM register or PWM prescaler is changed

<Notes>

The PWM starts after the PWM function enable bit is set to enable and "L" level is output from the PWM pin. The length of this "L" level output is as follows:

$\frac{n+1}{2 \times f(X \text{IN})} \text{ sec}$	(Count source selection bit = 0, where n is the value set in the prescaler)
$rac{n+1}{f(XIN)}$ sec	(Count source selection bit = 1, where n is the value set in the prescaler)

Rev.3.11 Apr 5, 2006 Page 57 of 113 **RENESAS** REJ03B0017-0311

A/D CONVERTER (successive approximation type) [AD Conversion Register 1, 2 (AD1, AD2)] 003516, 003816

The AD conversion register is a read-only register that stores the result of an A/D conversion. When reading this register during an A/D conversion, the previous conversion result is read.

Bit 7 of the AD conversion register 2 is the conversion mode selection bit. When this bit is set to "0", the A/D converter becomes the 10-bit A/D mode. When this bit is set to "1", that becomes the 8-bit A/D mode. The conversion result of the 8-bit A/D mode is stored in the AD conversion register 1. As for 10-bit A/D mode, not only 10-bit reading but also only high-order 8-bit reading of conversion result can be performed by selecting the reading procedure of the AD conversion registers 1, 2 after A/D conversion is completed (in Figure.51).

As for 10-bit A/D mode, the 8-bit reading inclined to MSB is performed when reading the AD converter register 1 after A/D conversion is started; and when the AD converter register 1 is read after reading the AD converter register 2, the 8-bit reading inclined to LSB is performed.

[AD/DA Control Register (ADCON)] 003416

The AD/DA control register controls the A/D conversion process. Bits 0 to 2 and bit 4 select a specific analog input pin. Bit 3 signals the completion of an A/D conversion. The value of this bit remains at "0" during an A/D conversion, and changes to "1" when an A/D conversion ends. Writing "0" to this bit starts the A/D conversion.

Comparison Voltage Generator

The comparison voltage generator divides the voltage between AVss and VREF into 1024, and that outputs the comparison voltage in the 10-bit A/D mode (256 division in 8-bit A/D mode). The A/D converter successively compares the comparison voltage Vref in each mode, dividing the VREF voltage (see below), with the input voltage.

- 10-bit A/D mode (10-bit reading)
- Vref = $\frac{VREF}{1024}$ × n (n = 0 1023)
- 10-bit A/D mode (8-bit reading) $Vref = \frac{VREF}{256} \times n (n = 0 - 255)$
- 8-bit A/D mode

Vref =
$$\frac{V_{REF}}{256}$$
 × (n - 0.5) (n = 1 - 255)
=0 (n = 0)

Channel Selector

The channel selector selects one of ports P67/AN7 to P60/AN0 or P07/AN15 to P00/AN8, and inputs the voltage to the comparator.

Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage, and then stores the result in the AD conversion registers 1, 2. When an A/D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1".

Note that because the comparator consists of a capacitor coupling, set f(XIN) to 500 kHz or more during an A/D conversion.





Fig 50. Structure of AD/DA control register

10-bit reading (Read address 003816 bef AD conversion register 2	ore 003516)				
(AD2: address 003816)	0 b9 b8				
AD conversion register 1 (AD1: address 003516)	b7 b6 b5 b4 b3 b2 b1 b0				
Note : Bits 2 to 6 of address 003816 become "0" at reading.					
8-bit reading (Read only address 00351	6)				
AD conversion register 1 (AD1: address 003516)	b7 b0 b9 b8 b7 b6 b5 b4 b3 b2				

Fig 51. Structure of 10-bit A/D mode reading

Rev.3.11 Apr 5, 2006 REJ03B0017-0311 Page 58 of 113 **RENESAS**



D/A CONVERTER

The 3803 group (Spec.H) has two internal D/A converters (DA1 and DA2) with 8-bit resolution.

The D/A conversion is performed by setting the value in each DA conversion register. The result of D/A conversion is output from the DA1 or DA2 pin by setting the DA output enable bit to "1".

When using the D/A converter, the corresponding port direction register bit (P30/DA1 or P31/DA2) must be set to "0" (input status).

The output analog voltage V is determined by the value n (decimal notation) in the DA conversion register as follows:

Where VREF is the reference voltage.

At reset, the DA conversion registers are cleared to "0016", and the DA output enable bits are cleared to "0", and the P30/DA1 and P31/DA2 pins become high impedance.

The DA output does not have buffers. Accordingly, connect an external buffer when driving a low-impedance load.




Fig 53. Block diagram of D/A converter




Fig 54. Equivalent connection circuit of D/A converter (DA1)

Rev.3.11 Apr 5, 2006 Page 60 of 113 **RENESAS** REJ03B0017-0311

 $V = V_{REF} \times n/256 \text{ (n} = 0 \text{ to } 255\text{)}$

WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and an 8-bit watchdog timer H.

• Watchdog Timer Initial Value

Watchdog timer L is set to "FF16" and watchdog timer H is set to "FF16" by writing to the watchdog timer control register (address 001E16) or at a reset. Any write instruction that causes a write signal can be used, such as the STA, LDM, CLB, etc. Data can only be written to bits 6 and 7 of the watchdog timer control register. Regardless of the value written to bits 0 to 5, the above-mentioned value will be set to each timer.

Watchdog Timer Operations

The watchdog timer stops at reset and starts to count down by writing to the watchdog timer control register (address $001E_{16}$). An internal reset occurs at an underflow of the watchdog timer H. The reset is released after waiting for a reset release time and the program is processed from the reset vector address. Accordingly, programming is usually performed so that writing to the watchdog timer control register may be started before an underflow. If writing to the watchdog timer control register is not performed once, the watchdog timer does not function.

• Bit 6 of Watchdog Timer Control Register

- When bit 6 of the watchdog timer control register is "0", the MCU enters the stop mode by execution of STP instruction. Just after releasing the stop mode, the watchdog timer restarts counting^(Note.). When executing the WIT instruction, the watchdog timer does not stop.
- When bit 6 is "1", execution of STP instruction causes an internal reset. When this bit is set to "1" once, it cannot be rewritten to "0" by program. Bit 6 is "0" at reset.

The following shows the period between the write execution to the watchdog timer control register and the underflow of watchdog timer H.

- Bit 7 of the watchdog timer control register is "0": when XCIN = 32.768 kHz; 32 s when XIN = 16 MHz; 65.536 ms
- Bit 7 of the watchdog timer control register is "1": when XCIN = 32.768 kHz; 125 ms when XIN = 16 MHz; 256 µs
- Note. The watchdog timer continues to count even while waiting for a stop release. Therefore, make sure that watchdog timer H does not underflow during this period.




Fig 55. Block diagram of Watchdog timer




Fig 56. Structure of Watchdog timer control register

Rev.3.11 Apr 5, 2006 Page 61 of 113 **RENESAS** REJ03B0017-0311

RESET CIRCUIT

To reset the microcomputer, RESET pin should be held at an "L" level for 16 cycles or more of XIN. Then the RESET pin is returned to an "H" level (the power source voltage should be between 1.8 V and 5.5 V (between 2.7 V to 5.5 V for flash memory version), and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage for the mask ROM version is less than 0.29 V for Vcc of 1.8 V.

In the flash memory version, input to the $\overline{\text{RESET}}$ pin in the following procedure.

- When power source is stabilized
- (1) Input "L" level to $\overline{\text{RESET}}$ pin.
- (2) Input "L" level for 16 cycles or more to XIN pin.
- (3) Input "H" level to $\overline{\text{RESET}}$ pin.
- At power-on
- (1) Input "L" level to $\overline{\text{RESET}}$ pin.
- (2) Increase the power source voltage to 2.7 V.
- (3) Wait for td(P-R) until internal power source has stabilized.
- (4) Input "L" level for 16 cycles or more to XIN pin.
- (5) Input "H" level to RESET pin.




Fig 57. Reset circuit example




Fig 58. Reset sequence

Rev.3.11 Apr 5, 2006 Page 62 of 113 **RENESAS** REJ03B0017-0311

		Address	Register contents			Address	-9
(1)	Port P0 (P0)	000016	0016	(34)	Timer Z (low-order) (TZL)	002816	FF16
(2)	Port P0 direction register (P0D)	000116	0016	(35)	Timer Z (high-order) (TZH)	002916	FF16
(3)	Port P1 (P1)	000216	0016	(36)	Timer Z mode register (TZM)	002A16	0016
(4)	Port P1 direction register (P1D)	000316	0016	(37)	PWM control register (PWMCON)	002B16	
(5)	Port P2 (P2)	000416	0016	(38)	PWM prescaler (PREPWM)		xxxxxxxx
(6)	Port P2 direction register (P2D)	000516	0016	(39)	PWM register (PWM)	002D16	xxxxxxxx
(7)	Port P3 (P3)	000616	0016	(40)	Baud rate generator 3 (BRG3)		xxxxxxxx
(8)	Port P3 direction register (P3D)	000716	0016	(41)	Transmit/Receive buffer register 3 (TB3/RB3)		xxxxxxxx
(9)	Port P4 (P4)	000816	0016	(42)	Serial I/O3 status register (SIO3STS)	003116	1 0 0 0 0 0 0 0
(10)	Port P4 direction register (P4D)	000916	0016	(43)	Serial I/O3 control register (SIO3CON)	003216	0016
(11)	Port P5 (P5)	000A16	0016	(44)	UART3 control register (UART3CON)		1 1 1 0 0 0 0 0
(12)	Port P5 direction register (P5D)	000B16	0016	(45)	AD/DA control register (ADCON)		00001000
(13)	Port P6 (P6)	000C16	0016	(46)	AD conversion register 1 (AD1)	003516	xxxxxxxx
(14)	Port P6 direction register (P6D)	000D16	0016	(47)	DA1 conversion register (DA1)	003616	0016
(15)	Timer 12, X count source selection register (T12XCSS)	000E16	0 0 1 1 0 0 1 1	(48)	DA2 conversion register (DA2)	003716	0016
(16)	Timer Y, Z count source selection register (TYZCSS)	000F16	0 0 1 1 0 0 1 1	(49)	AD conversion register 2 (AD2)	003816	000000XX
(17)	MISRG	001016	0016	(50)	Interrupt source selection register (INTSEL)	003916	0016
(18)	Transmit/Receive buffer register 1 (TB1/RB1)	001816	xxxxxxxx	(51)	Interrupt edge selection register (INTEDGE)	003A16	
(19)	Serial I/O1 status register (SIO1STS)	001916	1 0 0 0 0 0 0 0	(52)	CPU mode register (CPUM)	003B16	0 1 0 0 1 0 0 0
(20)	Serial I/O1 control register (SIO1CON)	001A16	0016	(53)	Interrupt request register 1 (IREQ1)	003C16	0016
(21)	UART1 control register (UART1CON)	001B16	1 1 1 0 0 0 0 0	(54)	Interrupt request register 2 (IREQ2)	003D16	0016
(22)	Baud rate generator 1 (BRG1)	001C16	XXXXXXXX	(55)	Interrupt control register 1 (ICON1)	003E16	0016
(23)	Serial I/O2 control register (SIO2CON)	001D16	0016	(56)	Interrupt control register 2 (ICON2)	003F16	0016
(24)	Watchdog timer control register (WDTCON)	001E16	0 0 1 1 1 1 1 1	(57)	Flash memory control register 0 (FMCR0)	0FE016	00000001
(25)	Serial I/O2 register (SIO2)	001F16	xxxxxxxx	(58)	Flash memory control register 1 (FMCR1)	0FE016	0 1 0 0 0 0 0 0
(26)	Prescaler 12 (PRE12)	002016	FF16	(59)	Flash memory control register 2 (FMCR2)	0FE216	0 1 0 0 0 1 0 1
(27)	Timer 1 (T1)	002116	0116	(60)	Port P0 pull-up control register (PULL0)	0FF016	0016
(28)	Timer 2 (T2)	002216	FF16	(61)	Port P1 pull-up control register (PULL1)	0FF116	0016
(29)	Timer XY mode register (TM)	002316	0016	(62)	Port P2 pull-up control register (PULL2)	0FF216	0016
(30)	Prescaler X (PREX)	002416	FF16	(63)	Port P3 pull-up control register (PULL3)	0FF316	0016
(31)	Timer X (TX)	002516	FF16	(64)	Port P4 pull-up control register (PULL4)	0FF416	0016
(32)	Prescaler Y (PREY)	002616	FF16	(65)	Port P5 pull-up control register (PULL5)	0FF516	0016
(33)	Timer Y (TY)	002716	FF16	(66)	Port P6 pull-up control register (PULL6)	0FF616	0016
		5		(67)	Processor status register	(PS)	X X X X X 1 X X
Not	e : X: Not fixed. Since the initial values for other than above	mentioner	d registers and	(68)	Program counter	(РСн)	FFFD16 contents
	RAM contents are indefinite at reset, they m		0			(PCL)	FFFC16 contents
1							

Fig 59. Internal status at reset

Rev.3.11 Apr 5, 2006 Page 63 of 113 **RENESAS** REJ03B0017-0311

CLOCK GENERATING CIRCUIT

The 3803 group (Spec.H) has two built-in oscillation circuits: main clock XIN-XOUT oscillation circuit and sub clock XCIN-XCOUT oscillation circuit. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip.(An external feed-back resistor may be needed depending on conditions.) However, an external feedback resistor is needed between XCIN and XCOUT.

Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports.

• Frequency Control

(1) Middle-speed mode

The internal clock ϕ is the frequency of XIN divided by 8. After reset is released, this mode is selected.

(2) High-speed mode

The internal clock ϕ is half the frequency of XIN.

(3) Low-speed mode

The internal clock ϕ is half the frequency of XCIN.

(4) Low power dissipation mode

The low power consumption operation can be realized by stopping the main clock XIN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to "1". When the main clock XIN is restarted (by setting the main clock stop bit to "0"), set sufficient time for oscillation to stabilize.

The sub-clock XCIN-XCOUT oscillating circuit can not directly input clocks that are generated externally. Accordingly, make sure to cause an external resonator to oscillate.

or al

Oscillation Control

(1) Stop mode

If the STP instruction is executed, the internal clock ϕ stops at an "H" level, and XIN and XCIN oscillators stop. When the oscillation stabilizing time set after STP instruction released bit (bit 0 of address 001016) is "0", the prescaler 12 is set to "FF16" and timer 1 is set to "0116". When the oscillation stabilizing time set after STP instruction released bit is "1", set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to the prescaler 12 and timer 1.

After STP instruction is released, the input of the prescaler 12 is connected to count source which had set at executing the STP instruction, and the output of the prescaler 12 is connected to timer 1. Oscillator restarts when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU (remains at "H") until timer 1 underflows. The internal clock ϕ is supplied for the first time, when timer 1 underflows. This ensures time for the clock oscillation using the ceramic resonators to be stabilized. When the oscillator is restarted by reset, apply "L" level to the RESET pin until the oscillation is stable since a wait time will not be generated.

(2) Wait mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level, but the oscillator does not stop. The internal clock ϕ restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that the interrupts will be received to release the STP or WIT state, their interrupt enable bits must be set to "1" before executing of the STP or WIT instruction.

When releasing the STP state, the prescaler 12 and timer 1 will start counting the clock XIN divided by 16. Accordingly, set the timer 1 interrupt enable bit to "0" before executing the STP instruction.

<Notes>

Page 64 of 113 **RENESAS**

- If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that $f(XIN) > 3 \times f(XCIN)$.
- When using the quartz-crystal oscillator of high frequency, such as 16 MHz etc., it may be necessary to select a specific oscillator with the specification demanded.
- When using the oscillation stabilizing time set after STP instruction released bit set to "1", evaluate time to stabilize oscillation of the used oscillator and set the value to the timer 1 and prescaler 12.

Downloaded from Elcodis.com electronic components distributor





Fig 60. Ceramic resonator circuit



Page 65 of 113 **RENESAS** Rev.3.11 Apr 5, 2006 REJ03B0017-0311





Fig 62. System clock generating circuit block diagram (Single-chip mode)



Rev.3.11 Apr 5, 2006 Page 67 of 113 **RENESAS** REJ03B0017-0311

FLASH MEMORY MODE

The 3803 group (Spec.H)'s flash memory version has the flash memory that can be rewritten with a single power source. For this flash memory, three flash memory modes are available in which to read, program, and erase: the parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and the CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU).

This flash memory version has some blocks on the flash memory as shown in Figure 64 and each block can be erased.

In addition to the ordinary User ROM area to store the MCU operation control program, the flash memory has a Boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This Boot ROM area can be rewritten in only parallel I/O mode.

Summary

Table 11 lists the summary of the 3803 Group (Spec.H) flash memory version.

Table 11	Summary of 3803 group	(Spec.H)'s flash memory version
----------	-----------------------	---------------------------------

Item	Specifications		
(Vcc)	Vcc = 2.7 to 5.5 V		
oltage (VPP)	Vcc = 2.7 to 5.5 V		
	3 modes; Parallel I/O mode, Standard serial I/O mode, CPU rewrite mode		
User ROM area/Data ROM area	Refer to Figure.64.		
Boot ROM area ⁽¹⁾	Not divided (4K bytes)		
	In units of bytes		
	Block erase		
I method	Program/Erase control by software command		
	5 commands		
rase times	100		
	Available in parallel I/O mode and standard serial I/O mode		
	(Vcc) oltage (VPP) User ROM area/Data ROM area Boot ROM area ⁽¹⁾		

NOTE:

The Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. This Boot ROM area can be erased and written in only parallel I/O mode.

:01 31

Boot Mode

The control program for CPU rewrite mode must be written into the User ROM or Boot ROM area in parallel I/O mode beforehand. (If the control program is written into the Boot ROM area, the standard serial I/O mode becomes unusable.)

See Figure.64 for details about the Boot ROM area.

Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low. In this case, the CPU starts operating using the control program in the User ROM area.

When the microcomputer is reset and the CNVss pin high after pulling the P45/TxD1 pin and CNVss pin high, the CPU starts operating (start address of program is stored into addresses FFFC16 and FFFD16) using the control program in the Boot ROM area. This mode is called the "Boot mode". Also, User ROM area can be rewritten using the control program in the Boot ROM area.

Block Address

Block addresses refer to the maximum address of each block. These addresses are used in the block erase command.

CPU Rewrite Mode

In CPU rewrite mode, the internal flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU).

In CPU rewrite mode, only the User ROM area shown in Figure.64 can be rewritten; the Boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the User ROM area and each block area.

The control program for CPU rewrite mode can be stored in either User ROM or Boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to internal RAM area before it can be executed.

110




Fig 64. Block diagram of built-in flash memory

Outline Performance

CPU rewrite mode is usable in the single-chip or Boot mode. The only User ROM area can be rewritten.

In CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. This rewrite control program must be transferred to internal RAM area before it can be executed.

The MCU enters CPU rewrite mode by setting "1" to the CPU rewrite mode select bit (bit 1 of address 0FE016). Then, software commands can be accepted.

Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register. Figure.65 shows the flash memory control register 0.

Bit 0 of the flash memory control register 0 is the RY/\overline{BY} status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is "0" (busy). Otherwise, it is "1" (ready).

Bit 1 of the flash memory control register 0 is the CPU rewrite mode select bit. When this bit is set to "1", the MCU enters CPU rewrite mode. And then, software commands can be accepted. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly. Therefore, use the control program in the internal RAM for write to bit 1. To set this bit 1 to "1", it is necessary to write "0" and then write "1" in succession to bit 1. The bit can be set to "0" by only writing "0".

Bit 2 of the flash memory control register 0 is the 8 KB user block E/W enable bit. By setting combination of bit 4 of the flash memory control register 2 and this bit as shown in Table 12, E/W is disabled to user block in the CPU rewriting mode.

Bit 3 of the flash memory control register 0 is the flash memory reset bit used to reset the control circuit of internal flash memory. This bit is used when flash memory access has failed. When the CPU rewrite mode select bit is "1", setting "1" for this bit resets the control circuit. To release the reset, it is necessary to set this bit to "0".

Bit 5 of the flash memory control register 0 is the User ROM area select bit and is valid only in the boot mode. Setting this bit to "1" in the boot mode switches an accessible area from the boot ROM area to the user ROM area. To use the CPU rewrite mode in the boot mode, set this bit to "1". To rewrite bit 5, execute the useroriginal reprogramming control software transferred to the internal RAM in advance.

Bit 6 of the flash memory control register 0 is the program status flag. This bit is set to "1" when writing to flash memory is failed. When program error occurs, the block cannot be used.

Bit 7 of the flash memory control register 0 is the erase status flag.


This bit is set to "1" when erasing flash memory is failed. When erase error occurs, the block cannot be used.


Figure.66 shows the flash memory control register 1.

Bit 0 of the flash memory control register 1 is the Erase suspend enable bit. By setting this bit to "1", the erase suspend mode to suspend erase processing temporaly when block erase command is executed can be used. In order to set this bit to "1", writing "0" and "1" in succession to bit 0. In order to set this bit to "0", write "0" only to bit 0.

Bit 1 of the flash memory control register 1 is the erase suspend request bit. By setting this bit to "1" when erase suspend enable bit is "1", the erase processing is suspended.

Bit 6 of the flash memory control register 1 is the erase suspend flag. This bit is cleared to "0" at the flash erasing.








Fig 66. Structure of flash memory control register 1




Fig 67. Structure of flash memory control register 2

Table 12 State of E/W inhibition function

All user block E/W	8 KB user block	8 KB × 2 block	16 KB + 24 KB block 魜	Data block
enable bit	E/W enable bit	Addresses C00016 to FFFF16	Addresses 200016 to BFFF16	Addresses 100016 to 1FFF16
0	0	E/W disabled	E/W disabled	E/W enabled
0	1	E/W disabled	E/W disabled	E/W enabled
1	0	E/W disabled	E/W enabled	E/W enabled
1	1	E/W enabled	E/W enabled	E/W enabled

Figure.68 shows a flowchart for setting/releasing CPU rewrite mode.




Fig 68. CPU rewrite mode set/release flowchart be sure to execute

<Notes on CPU Rewrite Mode>

Take the notes described below when rewriting the flash memory in CPU rewrite mode.

(1) Operation speed

During CPU rewrite mode, set the system clock ϕ to 4.0 MHz or less using the clock division ratio selection bits (bits 6 and 7 of address 003B16).

(2) Instructions inhibited against use

The instructions which refer to the internal data of the flash memory cannot be used during CPU rewrite mode.

(3) Interrupts

The interrupts cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory.

(4) Watchdog timer

If the watchdog timer has been already activated, internal reset due to an underflow will not occur because the watchdog timer is surely cleared during program or erase.

(5) Reset

Reset is always valid. The MCU is activated using the boot mode at release of reset in the condition of CNVss = "H", so that the program will begin at the address which is stored in addresses FFFC16 and FFFD16 of the boot ROM area.

Software Commands

Table 13 lists the software commands.

After setting the CPU rewrite mode select bit to "1", execute a software command to specify an erase or program operation. Each software command is explained below.

• Read Array Command (FF16)

The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an address to be read is input in one of the bus cycles that follow, the contents of the specified address are read out at the data bus (D0 to D7).

The read array mode is retained until another command is written.

• Read Status Register Command (7016)

When the command code "7016" is written in the first bus cycle, the contents of the status register are read out at the data bus (Do to D7) by a read in the second bus cycle.

The status register is explained in the next section.

• Clear Status Register Command (5016)

This command is used to clear the bits SR4 and SR5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code "5016" in the first bus cycle.

Program Command (4016)

Program operation starts when the command code "4016" is written in the first bus cycle. Then, if the address and data to program are written in the 2nd bus cycle, program operation (data programming and verification) will start.

Whether the write operation is completed can be confirmed by read status register or the RY/\overline{BY} status flag. When the program starts, the read status register mode is entered automatically and the contents of the status register is read at the data bus (D0 to D7). The status register bit 7 (SR7) is set to "0" at the same time the write operation starts and is returned to "1" upon completion of the write operation. In this case, the read status register mode remains active until the read array command (FF16) is written.

The RY/BY status flag of the flash memory control register is "0" during write operation and "1" when the write operation is completed as is the status register bit 7.

At program end, program results can be checked by reading the status register.




Fig 69. Program flowchart

Table 13	List of software of	commands (CP	U rewrite mode)
----------	---------------------	--------------	-----------------

	avala		First bus cycle			Second bus cycle		
Command	cycle number	Mode	Address	Data (Do to D7)	Mode	Address	Data (Do to D7)	
Read array	1	Write	X ⁽⁴⁾	FF16				
Read status register	2	Write	Х	7016	Read	Х	SRD ⁽¹⁾	
Clear status register	1	Write	Х	5016				
Program	2	Write	Х	4016	Write	WA(2)	WD(2)	
Block erase	2	Write	Х	2016	Write	BA ⁽³⁾	D016	

NOTES:

SRD = Status Register Data
 WA = Write Address, WD = Write Data

BA = Block Address to be erased (Input the maximum address of each block.)
 X denotes a given address in the User ROM area.

Page 73 of 113 **RENESAS** Rev.3.11 Apr 5, 2006 REJ03B0017-0311

• Block Erase Command (2016/D016)

By writing the command code "2016" in the first bus cycle and the confirmation command code "D016" and the block address in the second bus cycle that follows, the block erase (erase and erase verify) operation starts for the block address of the flash memory to be specified.

Whether the block erase operation is completed can be confirmed by read status register or the RY/\overline{BY} status flag of flash memory control register. At the same time the block erase operation starts, the read status register mode is automatically entered, so that the contents of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the block erase operation starts and is returned to "1" upon completion of the block erase operation. In this case, the read status register mode remains active until the read array command (FF16) is written.

The RY/\overline{BY} status flag is "0" during block erase operation and "1" when the block erase operation is completed as is the status register bit 7.

After the block erase ends, erase results can be checked by reading the status register. For details, refer to the section where the status register is detailed.




Fig 70. Erase flowchart

Rev.3.11 Apr 5, 2006 Page 74 of 113 **RENESAS** REJ03B0017-0311

Status Register

The status register shows the operating status of the flash memory and whether erase operations and programs ended successfully or in error. It can be read in the following ways:

- (1) By reading an arbitrary address from the User ROM area after writing the read status register command (7016)
- (2) By reading an arbitrary address from the User ROM area in the period from when the program starts or erase operation starts to when the read array command (FF16) is input.

Also, the status register can be cleared by writing the clear status register command (5016).

After reset, the status register is set to "8016".

Table 14 shows the status register. Each bit in this register is explained below.

• Sequencer status (SR7)

The sequencer status indicates the operating status of the flash memory. This bit is set to "0" (busy) during write or erase operation and is set to "1" when these operations ends. After power-on, the sequencer status is set to "1" (ready).

• Erase status (SR5)

The erase status indicates the operating status of erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is reset to "0".

Program status (SR4)

The program status indicates the operating status of write operation.

When a write error occurs, it is set to "1".

The program status is reset to "0" when it is cleared.

If "1" is written for any of the SR5 and SR4 bits, the read array, program, and block erase commands are not accepted. Before executing these commands, execute the clear status register command (5016) and clear the status register.

Also, if any commands are not correct, both SR5 and SR4 are set to "1".



Table 14 Definition of each bit in status register

Each bit of	Status name	Defir	hition
SRD bits	Status hame	"1"	"O"
SR7 (bit7)	Sequencer status	Ready	Busy
SR6 (bit6)	Reserved	-	-
SR5 (bit5)	Erase status	Terminated in error	Terminated normally
SR4 (bit4)	Program status	Terminated in error	Terminated normally
SR3 (bit3)	Reserved	-	_
SR2 (bit2)	Reserved	_	_
SR1 (bit1)	Reserved	_	-
SR0 (bit0)	Reserved	_	_

EOF SUL

Full Status Check

By performing full status check, it is possible to know the execution results of erase and program operations. Figure.71 shows a full status check flowchart and the action to be taken when each error occurs.




Fig 71. Full status check flowchart and remedial procedure for errors

Rev.3.11 Apr 5, 2006 Page 76 of 113 **RENESAS** REJ03B0017-0311

Functions To Inhibit Rewriting Flash Memory Version

To prevent the contents of internal flash memory from being read out or rewritten easily, this MCU incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode.

ROM Code Protect Function

The ROM code protect function is the function to inhibit reading out or modifying the contents of internal flash memory by using the ROM code protect control address (address FFDB16) in parallel I/O mode. Figure.72 shows the ROM code protect control address (address FFDB16). (This address exists in the User ROM area.) If one or both of the pair of ROM code protect bits is set to "0", the ROM code protect is turned on, so that the contents of internal flash memory are protected against readout and modification. The ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default.

If both of the two ROM code protect reset bits are set to "00", the ROM code protect is turned off, so that the contents of internal flash memory can be readout or modified. Once the ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O or CPU rewrite mode to rewrite the contents of the ROM code protect reset bits.

Rewriting of only the ROM code protect control address (address FFDB16) cannot be performed. When rewriting the ROM code protect reset bit, rewrite the whole user ROM area (block 0) containing the ROM code protect control address.





Fig 72. Structure of ROM code protect control address

Rev.3.11 Apr 5, 2006 Page 77 of 113 **RENESAS** REJ03B0017-0311

• ID Code Check Function

Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the ID code sent from the programmer is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, and its areas are FFD4₁₆ to FFDA₁₆. Write a program which has had the ID code preset at these addresses to the flash memory.



Rev.3.11 Apr 5, 2006 Page 78 of 113 **RENESAS** REJ03B0017-0311

Parallel I/O Mode

The parallel I/O mode is used to input/output software commands, address and data in parallel for operation (read, program and erase) to internal flash memory.

Use the external device (writer) only for 3803 Group (Spec.H) flash memory version. For details, refer to the userÅfs manual of each writer manufacturer.

• User ROM and Boot ROM Areas

In parallel I/O mode, the User ROM and Boot ROM areas shown in Figure 64 can be rewritten. Both areas of flash memory can be operated on in the same way.

The Boot ROM area is 4 Kbytes in size and located at addresses For sumon ced product F00016 through FFFF16. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.) In the Boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the fac-tory. Therefore, using the MCU in standard serial I/O mode, do not rewrite to the Boot ROM area.

Rev.3.11 Apr 5, 2006 Page 79 of 113 **RENESAS** REJ03B0017-0311

Standard serial I/O Mode

The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is clock synchronized serial. This mode requires a purpose-specific peripheral unit.

The standard serial I/O mode is different from the parallel I/O mode in that the CPU controls flash memory rewrite (uses the CPU rewrite mode), rewrite data input and so forth. The standard serial I/O mode is started by connecting "H" to the CNVss pin and "H" to the P45 (BOOTENT) pin, and releasing the reset operation. (In the ordinary microcomputer mode, set CNVss pin to "L" level.) This control program is written in the Boot ROM se mte Boot area when the product is shipped from Renesas. Accordingly, make note of the fact that the standard serial I/O mode cannot be used if the Boot ROM area is rewritten in parallel I/O mode. The standard serial I/O mode has standard serial I/O mode 1 of the clock synchronous serial and standard serial I/O mode 2 of the clock asynchronous serial. Table 15 and 16 show description of pin function (standard serial I/O mode). Figure.74 to 77 show the pin connections for the standard serial I/O mode.


In standard serial I/O mode, only the User ROM area shown in Figure.64 can be rewritten. The Boot ROM area cannot be written.


In standard serial I/O mode, a 7-byte ID code is used. When there is data in the flash memory, this function determines whether the ID code sent from the peripheral unit (programmer) and those written in the flash memory match. The commands sent from the peripheral unit (programmer) are not accepted unless the ID code matches.

Rev.3.11 Apr 5, 2006 Page 80 of 113 **RENESAS** REJ03B0017-0311


Pin name	Signal name	I/O	Function		
Vcc,Vss	Power supply	I	Apply 2.7 to 5.5 V to the Vcc pin and 0 V to the Vss pin.		
CNVss	CNVss	I	After input of port is set, input "H" level.		
RESET	Reset input	I	Reset input pin. To reset the microcomputer, RESET pin should b held at an "L" level for 16 cycles or more of XIN.		
Xin	Clock input	I	Connect an oscillation circuit between the XIN and XOUT pins.		
Xout	Clock output	0	As for the connection method, refer to the "clock generating circuit".		
AVss	Analog power supply input		Connect AVss to Vss.		
Vref	Reference voltage input	I	Apply reference voltage of A/D to this pin.		
P00-P07, P10-P17, P20-P27, P30-P37, P40-P43, P50-P57, P60-P67	I/O port	I/O	Input "L" or "H" level, or keep open.		
P44	RxD input	I	Serial data input pin.		
P45	TxD output	0	Serial data output pin.		
P46	Sclk input	I	Serial clock input pin.		
P47	BUSY output	0	BUSY signal output pin.		

Signal name	I/O	Function
Power supply	Ι	Apply 2.7 to 5.5 V to the Vcc pin and 0 V to the Vss pin.
CNVss	I	After input of port is set, input "H" level.
Reset input	I	Reset input pin. To reset the microcomputer, RESET pin should be held at an "L" level for 16 cycles or more of XIN.
Clock input	I	Connect an oscillation circuit between the XIN and XOUT pins.
Clock output	0	As for the connection method, refer to the "clock generating circuit"
Analog power supply input		Connect AVss to Vss.
Reference voltage input	-	Apply reference voltage of A/D to this pin.
/O port		Input "L" or "H" level, or keep open.
RxD input	I	Serial data input pin.
TxD output	0	Serial data output pin.
Sclk input	I	Input "L" level.
BUSY output	0	BUSY signal output pin.
	CNVss Reset input Clock input Clock output Analog power supply input Reference voltage input (O port CAD input CXD output SCLK input	CNVss I Reset input I Clock input I Clock output O vnalog power supply input O Reference voltage input I VO port I/O RxD input I SCLK input I







Rev.3.11 Apr 5, 2006 Page 82 of 113 **RENESAS** REJ03B0017-0311



Rev.3.11 Apr 5, 2006 Page 83 of 113 **RENESAS** REJ03B0017-0311



Rev.3.11 Apr 5, 2006 Page 84 of 113 **RENESAS** REJ03B0017-0311






Fig 78. Connection for standard serial I/O mode 1 (M38039FFHWG)




Fig 79. Connection for standard serial I/O mode 2 (M38039FFHWG)




Fig 80. Operating waveform for standard serial I/O mode 1




Fig 81. Operating waveform for standard serial I/O mode 2

Page 88 of 113 **RENESAS** Rev.3.11 Apr 5, 2006 REJ03B0017-0311

ELECTRICAL CHARACTERISTICS

Absolute maximum ratings

Table 17 Absolute maximum ratings

Symbol Vcc		Parameter	Conditions	Ratings	Unit
	Power source vo		All voltages are based on Vss.	-0.3 to 6.5	V
Vi	Input voltage	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67, VREF	When an input voltage is measured, output transistors are cut off.	-0.3 to Vcc + 0.3	V
Vi	Input voltage	P32, P33		-0.3 to 5.8	V
VI	Input voltage	RESET, XIN		-0.3 to Vcc + 0.3	V
VI	Input voltage	CNVss		-0.3 to Vcc + 0.3	V
Vo	Output voltage	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67, Xout		-0.3 to Vcc + 0.3	V
Vo	Output voltage	P32, P33		-0.3 to 5.8	V
D .	Device a dia sia stis	-	Ta=25 °C		mW
Topr	Operating tempe	erature		-20 to 85	°C
Tstg	Storage tempera	ture		-65 to 125	°C
		4			
	Ċ	sh annou			

Page 89 of 113 **RENESAS** Rev.3.11 Apr 5, 2006 REJ03B0017-0311

Recommended operating conditions

Table 18 Recommended operating conditions (1) (Mask ROM version) (Vcc = 1.8 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditions			Unit		
Symbol	Farameter	Condi	10113	Min.	Тур.	Max.	Onit
Vcc	Power source	When start oscillating	g(2)	2.2	5.0	5.5	V
	voltage ⁽¹⁾	i light opeed mede		2.0	5.0	5.5	V
		$f(\phi) = f(XIN)/2$	$f(X_{IN}) \le 4.2 \text{ MHz}$	2.2	5.0	5.5	
			$f(X_{IN}) \le 8.4 \text{ MHz}$	2.7	5.0	5.5	
			$f(X_{IN}) \le 12.5 \text{ MHz}$	4.0	5.0	5.5	
			$f(X_{IN}) \le 16.8 \text{ MHz}$	4.5	5.0	5.5	
		Middle-speed mode	$f(X_{IN}) \le 6.3 \text{ MHz}$	1.8	5.0	5.5	V
		$f(\phi) = f(XIN)/8$	$f(X_{IN}) \le 8.4 \text{ MHz}$	2.2	5.0	5.5	
			$f(X_{IN}) \le 12.5 \text{ MHz}$	2.7	5.0	5.5	
			$f(X_{IN}) \le 16.8 \text{ MHz}$	4.5	5.0	5.5	
Vss	Power source voltage	e			0		V
Vih	"H" input voltage	$1.8 \leq Vcc < 2.7 V$		0.85 Vcc		Vcc	V
	P00-P07, P10-P17, P20-P27, P30, P31,	2.7 ≤ Vcc ≤ 5.5 V		0.8 Vcc		Vcc	1
	P20-P27, P30, P31, P34-P37, P40-P47,						
	P50-P57, P60-P67						
Vih	"H" input voltage	1.8 ≤ Vcc < 2.7 V		0.85 Vcc		5.5	V
	P32, P33	2.7 ≤ Vcc ≤ 5.5 V		0.8 Vcc		5.5	
Vih	"H" input voltage	1.8 ≤ Vcc < 2.7 V		0.85 Vcc		Vcc	V
	RESET, XIN, XCIN, CNVss	$2.7 \leq Vcc \leq 5.5 \ V$		0.8 Vcc		Vcc	
VIL	"L" input voltage	1.8 ≤ Vcc < 2.7 V	~ ~ ~	0		0.16 Vcc	V
	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67	$2.7 \le Vcc \le 5.5 V$.00	0		0.2 Vcc	
VIL	"L" input voltage	1.8 ≤ Vcc < 2.7 V		0		0.16 Vcc	V
	RESET, CNVss	2.7 ≤ Vcc ≤ 5.5 V		0		0.2 Vcc	1
VIL	"L" input voltage XIN, XCIN	1.8 ≤ Vcc ≤ 5.5 V		0		0.16 Vcc	V
f(Xin)	Main clock input oscillation	High-speed mode $f(\phi) = f(XIN)/2$	$2.0 \leq Vcc < 2.2 \text{ V}$			$\frac{(20 \times \text{Vcc} - 36) \times 1.05}{2}$	MHz
	frequency ⁽³⁾	0	2.2 ≤ Vcc < 2.7 V			$\frac{(24 \times \text{Vcc} - 40.8) \times 1.05}{3}$	MHz
			$2.7 \leq Vcc < 4.0 V$			$\frac{(9 \times Vcc - 0.3) \times 1.05}{3}$	MHz
			$4.0 \leq Vcc < 4.5 V$			$\frac{(24 \times \text{Vcc} - 60) \times 1.05}{3}$	MHz
			$4.5 \le Vcc \le 5.5 V$	1		16.8	MHz
		Middle-speed mode $f(\phi) = f(XIN)/8$	1.8 ≤ Vcc < 2.2 V			$\frac{(15 \times \text{Vcc} - 9) \times 1.05}{3}$	MHz
			$2.2 \leq Vcc < 2.7 V$			$\frac{(24\times \text{Vcc}-28.8)\times 1.05}{3}$	MHz
			2.7 ≤ Vcc < 4.5 V			$\frac{(15 \times \text{Vcc} + 39) \times 1.1}{7}$	MHz
			$4.5 \le Vcc \le 5.5 V$	1		16.8	MHz
f(Xcin)	Sub-clock input oscil	lation frequency(3, 4)			32.768	50	kHz

NOTES:

When using A/D converter, see A/D converter recommended operating conditions.
 The start voltage and the start time for oscillation depend on the using oscillator, oscillation circuit constant value and operating temperature range, etc.. Particularly a high-frequency oscillator might require some notes in the low voltage operation.
 When the oscillation frequency has a duty cycle of 50%.
 When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(XcIN) < f(XIN)/3.

Rev.3.11 Apr 5, 2006 REJ03B0017-0311

Page 90 of 113 **RENESAS**

Symbol	Parameter	Condi	tiona	Limits		Unit	
Symbol	Parameter	Condi	lions	Min.	Тур.	Max.	Unit
Vcc	Power source	When start oscillating	J ⁽²⁾	2.2	5.0	5.5	V
	voltage ⁽¹⁾	High-speed mode	$f(XIN) \le 8.4 \text{ MHz}$	2.7	5.0	5.5	V
		$f(\phi) = f(X_{IN})/2$	$f(X_{IN}) \le 12.5 \text{ MHz}$	4.0	5.0	5.5	
			$f(X_{IN}) \le 16.8 \text{ MHz}$	4.5	5.0	5.5	
		Middle-speed mode	$f(X_{IN}) \le 12.5 \text{ MHz}$	2.7	5.0	5.5	V
		$f(\phi) = f(XIN)/8$	$f(X_{IN}) \le 16.8 \text{ MHz}$	4.5	5.0	5.5	
Vss	Power source voltage	9	•		0		V
Viн	"H" input voltage P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67			0.8 Vcc		Vcc	V
Vih	"H" input voltage P32, P33			0.8 Vcc		5.5	V
Vih	"H" input voltage RESET, XIN, CNVss			0.8 Vcc	3	Vcc	V
Viн	"H" input voltage Xcın			2		Vcc	V
VIL	"L" input voltage P0o-P07, P1o-P17, P2o-P27, P3o-P37, P4o-P47, P5o-P57, P6o-P67		ę	0		0.2 Vcc	V
VIL	"L" input voltage RESET, CNVss			0		0.2 Vcc	V
VIL	"L" input voltage		N.			0.16 Vcc	V
VIL	"L" input voltage Xcın	~)			0.4	V
f(Xin)	Main clock input oscillation	High-speed mode $f(\phi) = f(XIN)/2$	$2.7 \leq Vcc < 4.0 V$			$\frac{(9\times Vcc-0.3)\times 1.05}{3}$	MHz
	frequency ⁽³⁾	3	$4.0 \leq VCC < 4.5 V$			$\frac{(24 \times Vcc - 60) \times 1.05}{3}$	MHz
			$4.5 \leq Vcc \leq 5.5 \ V$			16.8	MHz
		$\frac{\text{Middle-speed mode}}{f(\phi) = f(XIN)/8}$	$2.7 \le Vcc < 4.5 V$			$\frac{(15 \times \text{Vcc} + 39) \times 1.1}{7}$	MHz
			$4.5 \leq Vcc \leq 5.5 \ V$			16.8	MHz
f(Xcin)	Sub-clock input oscillation frequency ^(3, 4)				32.768	50	kHz

Table 19 Recommended operating conditions (2) (Flash memory version) (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

NOTES:

1. 2. When using A/D converter, see A/D converter recommended operating conditions.

The start voltage and the start time for oscillation depend on the using oscillator, oscillation circuit constant value and operating temperature range, etc.. Particularly a high-frequency oscillator might require some notes in the low voltage operation. When the oscillation frequency has a duty cycle of 50%. When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(XciN) < f(XiN)/3.

Page 91 of 113 **RENESAS**

3. 4.

Rev.3.11 Apr 5, 2006 REJ03B0017-0311

Table 20 Recommended operating conditions (3)

(Mask ROM version: Vcc = 1.8 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted) (Flash memory version: Vcc = 2.7 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Parameter			Unit	
Symbol		Parameter	Min.	Тур.	Max.	Unit
Σ IOH(peak)	"H" total peak output current ⁽¹⁾	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37			-80	mA
Σ IOH(peak)	"H" total peak output current ⁽¹⁾	P40-P47, P50-P57, P60-P67			-80	mA
Σ IOL(peak)	"L" total peak output current ⁽¹⁾	P00-P07, P10-P17, P30-P37			80	mA
Σ IOL(peak)	"L" total peak output current ⁽¹⁾	P20-P27			80	mA
Σ IOL(peak)	"L" total peak output current ⁽¹⁾	P40-P47, P50-P57, P60-P67			80	mA
Σ IOH(avg)	"H" total average output current ⁽¹⁾	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37			-40	mA
Σ IOH(avg)	"H" total average output current ⁽¹⁾	P40-P47, P50-P57, P60-P67			-40	mA
Σ IOL(avg)	"L" total average output current ⁽¹⁾	P00-P07, P10-P17, P30-P37		*	40	mA
Σ IOL(avg)	"L" total average output current ⁽¹⁾	P20-P27			40	mA
Σ IOL(avg)	"L" total average output current ⁽¹⁾	P40-P47, P50-P57, P60-P67			40	mA
IOH(peak)	"H" peak output current ⁽²⁾	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67			-10	mA
IOL(peak)	"L" peak output current ⁽²⁾	P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, P60-P67	5		10	mA
IOL(peak)	"L" peak output current ⁽²⁾	P20-P27			20	mA
IOH(avg)	"H" average output current ⁽³⁾	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67			-5	mA
IOL(avg)	"L" average output current ⁽³⁾	P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, P60-P67			5	mA
IOL(avg)	"L" average output current ⁽³⁾	P20-P27			10	mA

NOTES:

The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.
 The peak output current is the peak current flowing in each port.
 The average output current IoL(avg), IOH(avg) are average value measured over 100 ms.

-Or sund

Electrical characteristics

Table 21 Electrical characteristics (1)

(Mask ROM version: Vcc = 1.8 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted) (Flash memory version: Vcc = 2.7 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Currente a l	Deveneter	Test conditions		Limits		Linit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vон	"H" output voltage ⁽¹⁾ P00-P07, P10-P17, P20-P27, P30, P31,	Iон = -10 mA Vcc = 4.0 to 5.5 V	Vcc - 2.0			V
	P34-P37, P40-P47, P50-P57, P60-P67	Iон = -1.0 mA Vcc = 1.8 to 5.5 V	Vcc - 1.0			
Vol	"L" output voltage P00-P07, P10-P17, P20-P27, P30-P37,	IOL = 10 mA Vcc = 4.0 to 5.5 V			2.0	V
	P40-P47, P50-P57, P60-P67	IoL = 1.6 mA Vcc = 1.8 to 5.5 V			1.0	
Vol	"L" output voltage P20-P27	IoL = 20 mA Vcc = 4.0 to 5.5 V		(2.0	V
		IoL = 1.6 mA Vcc = 1.8 to 5.5 V			0.4	
Vt+-Vt-	Hysteresis CNTR0, CNTR1, CNTR2, INT0-INT4			0.4		V
Vt+-Vt-	Hysteresis RxD1, SCLK1, SIN2, SCLK2, RxD3, SCLK3		0	0.5		V
Vt+-Vt-	Hysteresis RESET		2	0.5		V
Ін	"H" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67	VI = Vcc (Pin floating, Pull-up transistor "off")			5.0	μΑ
Ін	"H" input current RESET, CNVss	VI = VCC			5.0	μΑ
Ін	"H" input current XIN	VI = VCC		4.0		μΑ
lı.	"L" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67	VI = Vss (Pin floating, Pull-up transistor "off")			-5.0	μΑ
lıL	"L" input current RESET, CNVss	VI = Vss			-5.0	μΑ
lıL	"L" input current XIN	VI = VSS		-4.0		μΑ
lıL	"L" input current (at Pull-up) P00-P07, P10-P17, P20-P27, P30, P31,	VI = Vss Vcc = 5.0 V	-80	-210	-420	μΑ
	P34-P37, P40-P47, P50-P57, P60-P67	VI = Vss Vcc = 3.0 V	-30	-70	-140	
Vram	RAM hold voltage	When clock stopped	1.8		Vcc	V

NOTE: 1. P35 is measured when the P35/TxD3 P-channel output disable bit of the UART3 control register (bit 4 of address 003316) is "0". P45 is measured when the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0".

Table 22 Electrical characteristics (2) (Mask ROM version)

(Vcc = 1.8 to 5.5 V, Ta = -20 to 85 °C, f(Xcin)=32.768kHz (Stopped in middle-speed mode),
Output transistors "off", AD converter not operated)

Symbol	Parameter	Parameter Test conditions			Limits			Unit
Symbol	Farameter		1651 0	Conditions	Min.	Тур.	Max.	Onit
Icc	Power source	High-speed	Vcc = 5.0 V	f(XIN) = 16.8 MHz		8.0	15.0	mA
	current	mode		f(XIN) = 12.5 MHz		6.5	12.0	
				f(XIN) = 8.4 MHz		5.0	9.0	
				f(XIN) = 4.2 MHz		2.5	5.0	
				f(XIN) = 16.8 MHz (in WIT state)		2.0	3.6	
			Vcc = 3.0 V	f(XIN) = 8.4 MHz		1.9	3.8	mA
				f(XIN) = 4.2 MHz		1.0	2.0	
				f(XIN) = 2.1 MHz		0.6	1.2	
		Middle-speed	Vcc = 5.0 V	f(XIN) = 16.8 MHz		4.0	7.0	mA
		mode		f(XIN) = 12.5 MHz		3.0	6.0	
				f(XIN) = 8.4 MHz		2.5	5.0	
				f(XIN) = 16.8 MHz (in WIT state)		1.8	3.3	
			Vcc = 3.0 V	f(XIN) = 12.5 MHz		1.5	3.0	mA
				f(XIN) = 8.4 MHz	\sim	1.2	2.4	
				f(XIN) = 6.3 MHz		1.0	2.0	
		Low-speed	Vcc = 5.0 V	f(XIN) = stopped		55	200	μA
		mode		In WIT state		40	70	
			Vcc = 3.0 V	f(XIN) = stopped		15	40	μΑ
				In WIT state		8	15	
			Vcc = 2.0 V	f(XIN) = stopped		6	15	μΑ
				In WIT state		3	6	
		In STP state		Ta = 25 °C		0.1	1.0	μΑ
		(All oscillation s	stopped)	Ta = 85 °C			10]
		Increment when conversion is e		f(XIN) = 16.8 MHz, Vcc = 5.0 V In Middle-, high-speed mode		500		μA

In Mide

Rev.3.11 Apr 5, 2006 Page 94 of 113 **RENESAS** REJ03B0017-0311

 Table 23
 Electrical characteristics (3) (Flash memory version)

(Vcc = 2.7 to 5.5 V, Ta = -20 to 85 °C, f(Xcin)=32.768 kHz (Stopped in middle-speed mode),
Output transistors "off", AD converter not operated)

;	Parameter		Test c	conditions	Min.	Limits	Max.	Unit
,	Power source	High-speed	Vcc = 5.0 V	f(XIN) = 16.8 MHz	IVIII).	Тур. 5.5	Nax. 8.3	mA
1	current	mode	VCC = 3.0 V	$f(X_{IN}) = 12.5 \text{ MHz}$		4.5	6.8	
				$f(X_{IN}) = 8.4 \text{ MHz}$		3.5	5.3	
				$f(X_{IN}) = 4.2 \text{ MHz}$		2.2	3.3	1
				$f(X_{IN}) = 16.8 \text{ MHz} (in WIT state)$		2.2	3.3	-
			Vcc = 3.0 V	$f(X_{IN}) = 8.4 \text{ MHz}$		2.7	4.1	mA
			100 - 0.0 1	f(XiN) = 4.2 MHz		1.8	2.7	
				f(XiN) = 2.1 MHz		1.1	1.7	1
		Middle-speed	Vcc = 5.0 V	$f(X_{IN}) = 16.8 \text{ MHz}$		3.0	4.5	mA
		mode		f(XIN) = 12.5 MHz		2.4	3.6	1
				f(XIN) = 8.4 MHz		2.0	3.0	-
				f(XIN) = 16.8 MHz (in WIT state)		2.1	3.2	-
			Vcc = 3.0 V	f(XIN) = 12.5 MHz		1.7	2.6	mA
				f(XIN) = 8.4 MHz		1.5	2.3	
				f(XIN) = 6.3 MHz	\mathbf{O}^{-}	1.3	2.0	1
		Low-speed	Vcc = 5.0 V	f(XIN) = stopped		410	630	μA
		mode		In WIT state		4.5	6.8	
			Vcc = 3.0 V	f(XIN) = stopped		400	600	μA
				In WIT state		3.7	5.6	
		In STP state		Ta = 25 °C		0.55	3.0	μΑ
		(All oscillation s	topped)	Ta = 85 °C		0.75		
		Increment when	ח A/D	f(XIN) = 16.8 MHz, Vcc = 5.0 V		1000		μΑ
		conversion is ex	xecuted	In Middle-, high-speed mode				
		(All oscillation s Increment when	n A/D	Ta = 25 °C Ta = 85 °C $f(X_{IN}) = 16.8 \text{ MHz}, \text{ Vcc} = 5.0 \text{ V}$		0.55 0.75		

A/D converter characteristics

```
Table 24 A/D converter recommended operating conditions (Mask ROM version)
          (Vcc = 2.0 to 5.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)
```

Symbol	Parameter	Conditions		Unit			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Onit	
Vcc	Power source voltage	8-bit A/D mode ⁽¹⁾	2.0	5.0	5.5	V	
	(When A/D converter is used)	10-bit A/D mode ⁽²⁾	2.2	5.0	5.5		
Vref	Analog convert reference voltage		2.0		Vcc	V	
Avss	Analog power source voltage			0		V	
Via	Analog input voltage AN0-AN15		0		Vcc	V	
f(Xin)	Main clock input oscillation frequency (When A/D converter is used)	$2.0 \leq \text{VCC} = \text{VREF} < 2.2 \text{ V}$	0.5		$\frac{(20 \times \text{Vcc} - 36) \times 1.05}{2}$	MHz	
		$2.2 \leq \text{VCC} = \text{VREF} < 2.7 \text{ V}$	0.5		$\frac{(24 \times Vcc - 40.8) \times 1.05}{3}$		
		$2.7 \leq \text{VCC} = \text{VREF} < 4.0 \text{ V}$	0.5		$\frac{(9 \times \text{Vcc} - 0.3) \times 1.05}{3}$		
		$4.0 \leq \text{VCC} = \text{VREF} < 4.5 \text{ V}$	0.5		$\frac{(24.6\times \text{Vcc}-62.7)\times 1.05}{3}$		
		$4.5 \leq \text{VCC} = \text{VREF} \leq 5.5 \text{ V}$	0.5		16.8	1	

NOTES:

8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "1".
 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "0".

Table 25 A/D converter characteristics (Mask ROM version)

(Vcc = 2.0 to 5.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	D	arameter	Test on	nditions	Limits			Unit
Symbol	Fo	arameter	lest co	Min.	Тур.	Max.	Unit	
-	Resolution		8-bit A/D mode ⁽¹⁾	8-bit A/D mode ⁽¹⁾			8	bit
			10-bit A/D mode ⁽²⁾				10	
-	 Absolute accuracy (excluding quantization error) 		8-bit A/D mode ⁽¹⁾	$2.0 \leq V \text{Ref} < 2.2 \ V$			±3	LSB
				$2.2 \leq V \text{Ref} \leq 5.5 \ V$			±2	
			10-bit A/D mode ⁽²⁾	$2.2 \leq V \text{Ref} < 2.7 \ \text{V}$			±5	LSB
				$2.7 \leq V \text{Ref} \leq 5.5 \ V$			±4	
tCONV	Conversion time		8-bit A/D mode ⁽¹⁾				50	2tc(XIN)
							61	
RLADDER	Ladder resistor	2			12	35	100	kΩ
IVREF	Reference power	at A/D converter operated	Vref = 5.0 V		50	150	200	μΑ
	source input current	at A/D converter stopped	Vref = 5.0 V				5.0	μΑ
li(AD)	A/D port input curren	it					5.0	μΑ

NOTES:

8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "1".
 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "0".

D/A converter characteristics

Table 26 D/A converter characteristics (Mask ROM version) (Vcc = 2.7 to 5.5 V, VREF = 2.7 V to Vcc, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Parameter		Limits				
Symbol		Min.	Тур.	Max.	- Unit			
-	Resolution			8	bit			
-	Absolute accuracy	$4.0 \leq V\text{Ref} \leq 5.5 \text{ V}$			1.0	%		
		$2.7 \leq V \text{Ref} < 4.0 \text{ V}$			2.5			
tsu	Setting time				3	μs		
RO	Output resistor	Output resistor		3.5	5	kΩ		
IVREF	Reference power source	Reference power source input current ⁽¹⁾			3.2	mA		

NOTE:

1. Using one D/A converter, with the value in the DA conversion register of the other D/A converter being "0016".

Rev.3.11 Apr 5, 2006 Page 96 of 113 **RENESAS** REJ03B0017-0311

A/D converter characteristics

```
Table 27 A/D converter recommended operating conditions (Flash memory version)
          (Vcc = 2.7 to 5.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)
```

Symbol	Parameter	Conditions	Limits			
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Unit
Vcc	Power source voltage	8-bit A/D mode ⁽¹⁾	2.7	5.0	5.5	V
	(When A/D converter is used)	10-bit A/D mode ⁽²⁾	2.7	5.0	5.5	
Vref	Analog convert reference voltage		2.0		Vcc	V
AVss	Analog power source voltage			0		V
Via	Analog input voltage AN0-AN15		0		Vcc	V
f(XIN)	Main clock input oscillation frequency (When A/D converter is used)	$2.7 \leq \text{VCC} = \text{VREF} < 4.0 \text{ V}$	0.5		$\frac{(9\times Vcc-0.3)\times 1.05}{3}$	MHz
		$4.0 \leq \text{VCC} = \text{VREF} < 4.5 \text{ V}$	0.5		$\frac{(24.6\times \text{Vcc}-62.7)\times 1.05}{3}$	
		$4.5 \le VCC = VREF \le 5.5 V$	0.5		16.8	

8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "1".
 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "0".

Table 28 A/D converter characteristics (Flash memory version)

(Vcc = 2.7 to 5.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Parameter		Test es	nditiona	Limits			Unit
Fo	T drameter		Test conditions			Max.	
Resolution		8-bit A/D mode ⁽¹⁾				8	bit
		10-bit A/D mode ⁽²⁾				10	
 Absolute accuracy (excluding quantization error) 		8-bit A/D mode ⁽¹⁾	$2.7 \le V$ ref $\le 5.5 V$			±2	LSB
		10-bit A/D mode ⁽²⁾	$2.7 \leq V \text{Ref} \leq 5.5 ~V$			±4	LSB
Conversion time		8-bit A/D mode ⁽¹⁾				50	2tc(XIN)
		10-bit A/D mode ⁽²⁾				61	
Ladder resistor				12	35	100	kΩ
Reference power	at A/D converter operated	VREF = 5.0 V		50	150	200	μA
source input current	at A/D converter stopped	Vref = 5.0 V				5.0	μA
A/D port input curren	t 🔨					5.0	μΑ
	Resolution Absolute accuracy (excluding quantizati Conversion time Ladder resistor Reference power source input current	Absolute accuracy (excluding quantization error) Conversion time Ladder resistor Reference power at A/D converter operated	Resolution 8-bit A/D mode ⁽¹⁾ Absolute accuracy (excluding quantization error) 8-bit A/D mode ⁽²⁾ Conversion time 8-bit A/D mode ⁽²⁾ Conversion time 8-bit A/D mode ⁽¹⁾ 10-bit A/D mode ⁽²⁾ 10-bit A/D mode ⁽²⁾ Ladder resistor 8-bit A/D mode ⁽²⁾ Reference power source input current at A/D converter operated at A/D converter stopped VREF = 5.0 V	$\begin{tabular}{ c c c c } \hline Resolution & $$8-bit A/D mode(1)$ $$10-bit A/D mode(2)$ $$10-bit A/D mode(2)$ $$2.7 \le VREF \le 5.5 V$ $$10-bit A/D mode(2)$ $$2.7 \le VREF \le 5.5 V$ $$10-bit A/D mode(2)$ $$2.7 \le VREF \le 5.5 V$ $$$2.7 \le VREF \le 5.5 V$ $$$10-bit A/D mode(2)$ $$2.7 \le VREF \le 5.5 V$ $$$2.7 \le VREF \le 5.5 V$ $$$$2.7 \le VREF \le 5.5 V$ $$$$$$$$2.7 \le VREF \le 5.5 V$ $$$$$$$$$$2.7 \le VREF \le 5.5 V$ $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	$\begin{tabular}{ c c c c } \hline Min. \\ \hline Resolution & \hline B-bit A/D mode(1) & \hline 10-bit A/D mode(2) \\ \hline Absolute accuracy (excluding quantization error) & \hline 10-bit A/D mode(1) & 2.7 \le VREF \le 5.5 V \\ \hline 10-bit A/D mode(2) & 2.7 \le VREF \le 5.5 V \\ \hline 10-bit A/D mode(2) & 2.7 \le VREF \le 5.5 V \\ \hline 10-bit A/D mode(1) & \hline 10-bit A/D mode(2) & \hline 12 \\ \hline Ladder resistor & \hline 12 \\ \hline Reference power & at A/D converter operated & VREF = 5.0 V & \hline 50 \\ \hline source input current & at A/D converter stopped & VREF = 5.0 V & \hline \hline 10-bit A/D mode(2) & \hline 12 \\ \hline \ 10-bit A/D mode(2) & \hline 12 \\ \hline \ 10-bit A/D mode(2) & \hline 12 \\ \hline \ 10-bit A/D converter operated & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 12 \\ \hline \ 10-bit A/D converter stopped & VREF = 5.0 V & \hline 10-bit A/D converter stopped & VREF = 5.0 V & \hline 10-bit A/D converter stopped & VREF = 5.0 V & \hline 10-bit A/D converter stopped & VREF = 5.0 V & \hline 10-bit A/D converter stopped & VREF = 5.0 V & \hline 10-bit A/D converter stopped & VREF = 5.0 V & \hline 10-bit A/D converter stopped & VREF = 5.0 V & \hline 10-bit A/D converter stopped & VREF = 5.0 V & \hline 10-bit A/D converter stopped & VREF = 5.0 V & \hline 10-bit A/D converter stopped & VREF = 5.0 V & \hline 10-bit A/D converter stopped & VREF & \hline 10-bit A/D convert$	$\begin{tabular}{ c c c c } \hline Parameter & Test conditions & Min. Typ. \\ \hline Min. Typ. \\$	$\begin{tabular}{ c c c c c } \hline Parameter & \hline Test conditions & \hline Min. & Typ. & Max. \\ \hline Min. & Typ. & Max. \\ \hline Min. & Typ. & Max. \\ \hline & & & & & & & & & & & & & & & & & &$

NOTES:

1. 8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "1".

2. 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "0".

D/A converter characteristics

Table 29 D/A converter characteristics (Flash memory version)

(Vcc = 2.7 to 5.5 V, VREF = 2.7 V to Vcc, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Parameter		Limits			
Symbol		Min.	Тур.	Max.	Unit		
-	Resolution			8	bit		
-	Absolute accuracy	$4.0 \leq V \text{Ref} \leq 5.5 \text{ V}$			1.0	%	
		$2.7 \leq V \text{Ref} < 4.0 \text{ V}$			2.5		
tsu	Setting time				3	μs	
RO	Output resistor		2	3.5	5	kΩ	
IVREF	Reference power sourc			3.2	mA		

NOTE:

1. Using one D/A converter, with the value in the DA conversion register of the other D/A converter being "0016".

Table 30 Power source circuit timing characteristics (Flash memory version)

(Vcc = 2.7 to 5.5 V, VREF = 2.7 V to Vcc, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	Falameter	Test conditions	Min.	Тур.	Max.	Onic
td(P-R)	Internal power source stable time at power-on	2.7 ≤ Vcc < 5.5 V			2	ms

Rev.3.11 Apr 5, 2006 Page 97 of 113 **RENESAS** REJ03B0017-0311

Timing requirements and switching characteristics

Table 31 Timing requirements (1)

⁽Mask ROM version: Vcc = 2.0 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted) (Flash memory version: Vcc = 2.7 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limit	1		Unit
	Depending of #1.8 models or initia		Min.	Тур.	Max.	
tw(RESET)	Reset input "L" pulse width		16			XIN cycle
tc(XIN)	Main clock XIN input cycle time	$4.5 \leq Vcc \leq 5.5 V$	59.5			ns
	Input cycle time	4.0 ≤ Vcc < 4.5 V	10000/(86 Vcc - 219)			
		2.7 ≤ Vcc < 4.0 V	26 × 10 ³ /(82 Vcc - 3)			_
		$2.2 \leq Vcc < 2.7 V$	10000/(84 Vcc - 143)			_
		$2.0 \leq Vcc < 2.2 V$	10000/(105 Vcc - 189)			
twh(Xin)	Main clock XIN	$4.5 \le Vcc \le 5.5 V$	25			ns
	input "H" pulse width	$4.0 \leq Vcc < 4.5 V$	4000/(86 Vcc - 219)			
		$2.7 \leq Vcc < 4.0 V$	10000/(82 Vcc - 3)			
		$2.2 \leq Vcc < 2.7 V$	4000/(84 Vcc - 143)			
		$2.0 \leq Vcc < 2.2 V$	4000/(105 Vcc - 189)			
twL(XIN)	Main clock XIN	$4.5 \leq Vcc \leq 5.5 \ V$	25			ns
	input "L" pulse width	$4.0 \leq Vcc < 4.5 V$	4000/(86 Vcc - 219)			
		$2.7 \leq Vcc < 4.0 V$	10000/(82 Vcc - 3)			
		$2.2 \leq V \text{CC} < 2.7 \text{ V}$	4000/(84 Vcc - 143)			
		$2.0 \leq Vcc < 2.2 V$	4000/(105 Vcc - 189)			
tc(Xcin)	Sub-clock XCIN input cycle time	•	20			μS
twh(Xcin)	Sub-clock Xcin input "H" pulse width		5			μS
twL(XCIN)	Sub-clock Xcin input "L" pulse width	0	5			μS
tc(CNTR)	CNTR0-CNTR2	4.5 ≤ Vcc ≤ 5.5 V	120			ns
	input cycle time	4.0 ≤ Vcc < 4.5 V	160			
		2.7 ≤ Vcc < 4.0 V	250			
		2.2 ≤ Vcc < 2.7 V	500			
		2.0 ≤ Vcc < 2.2 V	1000			
twn(CNTR)	CNTR0-CNTR2	4.5 ≤ Vcc ≤ 5.5 V	48			ns
	input "H" pulse width	4.0 ≤ Vcc < 4.5 V	64			
		2.7 ≤ Vcc < 4.0 V	115			
		2.2 ≤ Vcc < 2.7 V	230			
		2.0 ≤ Vcc < 2.2 V	460			
tw∟(CNTR)	CNTR0-CNTR2	$4.5 \le Vcc \le 5.5 V$	48			ns
	input "L" pulse width	$4.0 \leq Vcc < 4.5 V$	64			
		$2.7 \leq Vcc < 4.0 V$	115			
		$2.2 \leq Vcc < 2.7 V$	230			
		$2.0 \leq Vcc < 2.2 V$	460			
twн(INT)	INT00, INT01, INT1, INT2,	$4.5 \le Vcc \le 5.5 V$	48			ns
	INT3, INT40, INT41	$4.0 \leq Vcc < 4.5 V$	64			
	input "H" pulse width	2.7 ≤ Vcc < 4.0 V	115			
		2.2 ≤ Vcc < 2.7 V	230			-
		2.0 ≤ Vcc < 2.2 V	460	1		1
tw∟(INT)	INT00, INT01, INT1, INT2,	$4.5 \le Vcc \le 5.5 V$	48			ns
× · /	INT3, INT40, INT41	$4.0 \le Vcc < 4.5 V$	64			1
	input "L" pulse width	2.7 ≤ Vcc < 4.0 V	115			1
		2.2 ≤ Vcc < 2.7 V	230	1		1
		$2.0 \le Vcc < 2.2 V$	460		1	-

Rev.3.11 Apr 5, 2006 REJ03B0017-0311

Page 98 of 113 **RENESAS**

Table 32 Timing requirements (2)

(Mask ROM version: Vcc = 2.0 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted) (Flash memory version: Vcc = 2.7 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit	
Gymbol		Min.	Тур.	Max.	Olim	
tC(SCLK1)	Serial I/O1, serial I/O3	$4.5 \le Vcc \le 5.5 V$	250			ns
tc(Sclk3)	clock input cycle time ⁽¹⁾	$4.0 \leq \text{Vcc} < 4.5 \text{ V}$	320			
		$2.7 \leq \text{Vcc} < 4.0 \text{ V}$	500			
		$2.2 \leq Vcc < 2.7 V$	1000			
		$2.0 \leq Vcc < 2.2 V$	2000			
twh(Sclk1)	Serial I/O1, serial I/O3	$4.5 \le Vcc \le 5.5 V$	120			ns
twн(Sclкз)	clock input "H" pulse width ⁽¹⁾	$4.0 \leq Vcc < 4.5 V$	150			
		$2.7 \leq Vcc < 4.0 V$	240			
		$2.2 \leq Vcc < 2.7 V$	480			
		$2.0 \le Vcc < 2.2 V$	950			
twL(SCLK1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V	120			ns
twL(SCLK3)	clock input "L" pulse width ⁽¹⁾	4.0 ≤ Vcc < 4.5 V	150			
		2.7 ≤ Vcc < 4.0 V	240			
		2.2 ≤ Vcc < 2.7 V	480			
		2.0 ≤ Vcc < 2.2 V	950			
tsu(RxD1-SCLK1)	Serial I/O1, serial I/O3	$4.5 \le Vcc \le 5.5 V$	70	+		ns
tsu(RxD3-SCLK3)	clock input setup time	$4.0 \le Vcc \le 3.5 V$ $4.0 \le Vcc < 4.5 V$	90			115
,		$2.7 \le Vcc < 4.0 V$	100			
		2.7 ≤ Vcc < 4.0 V 2.2 ≤ Vcc < 2.7 V	200			
		$2.0 \le V_{CC} < 2.2 V$	400			
th(SCLK1-RxD1)	Serial I/O1, serial I/O3	$4.5 \le Vcc \le 5.5 V$	32			ns
th(SCLK3-RxD3)	clock input hold time		40			115
		$4.0 \le Vcc < 4.5 V$	-			
		$2.7 \le Vcc < 4.0 V$	50			
		2.2 ≤ Vcc < 2.7 V	100			
		2.0 ≤ Vcc < 2.2 V	200			
tC(SCLK2)	Serial I/O2	$4.5 \le Vcc \le 5.5 V$	500			ns
	clock input cycle time	4.0 ≤ Vcc < 4.5 V	650			
		2.7 ≤ Vcc < 4.0 V	1000			
		$2.2 \leq Vcc < 2.7 V$	2000			
		$2.0 \leq Vcc < 2.2 V$	4000			
twh(Sclk2)	Serial I/O2	$4.5 \le Vcc \le 5.5 V$	200			ns
	clock input "H" pulse width	$4.0 \le Vcc < 4.5 V$	260			
		$2.7 \leq Vcc < 4.0 V$	400			
		$2.2 \leq \text{Vcc} < 2.7 \text{ V}$	950			
		$2.0 \leq Vcc < 2.2 \text{ V}$	2000			
twL(SCLK2)	Serial I/O2	$4.5 \leq Vcc \leq 5.5 \ V$	200			ns
	clock input "L" pulse width	$4.0 \leq Vcc < 4.5 V$	260			
	Y	$2.7 \leq Vcc < 4.0 V$	400			
		$2.2 \leq Vcc < 2.7 V$	950			
		$2.0 \leq Vcc < 2.2 V$	2000			
tsu(SIN2-SCLK2)	Serial I/O2	$4.5 \le Vcc \le 5.5 V$	100			ns
	clock input setup time	4.0 ≤ Vcc < 4.5 V	130			
		2.7 ≤ Vcc < 4.0 V	200			
		2.2 ≤ Vcc < 2.7 V	400			
		$2.0 \le Vcc < 2.2 V$	800	1	1	
th(SCLK2-SIN2)	Serial I/O2	$4.5 \le Vcc \le 5.5 V$	100	1		ns
	clock input hold time	$4.0 \le V cc < 4.5 V$	130	<u> </u>		
		$2.7 \le Vcc < 4.0 V$	150			
		$2.7 \le VCC < 4.0 V$ $2.2 \le VCC < 2.7 V$	300	-	-	
		77< VCC 277 V	.300			

NOTE: 1. When bit 6 of address 001A16 and bit 6 of address 003216 are "1" (clock synchronous). Divide this value by four when bit 6 of address 001A16 and bit 6 of address 003216 are "0" (UART).

Page 99 of 113 **RENESAS** Apr 5, 2006 Rev.3.11 REJ03B0017-0311

Table 33 Switching characteristics (1)

(Mask ROM version: Vcc = 2.0 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted) (Flash memory version: Vcc = 2.7 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

			Test	Limits			
Symbol	Param	eter	conditions	Min.	Тур.	Max.	Unit
twh(Sclk1)	Serial I/O1, serial I/O3	$4.5 \le Vcc \le 5.5 V$		tc(Sclk1)/2-30, tc(Sclk3)/2-30	71		ns
twh(Sclk3)	clock output "H" pulse	$4.0 \leq Vcc < 4.5 V$	1 1	tc(Sclk1)/2-35, tc(Sclk3)/2-35			
	width	$2.7 \leq Vcc < 4.0 V$	1 1	tc(Sclk1)/2-40, tc(Sclk3)/2-40			
		2.2 ≤ Vcc < 2.7 V	1 1	tc(Sclk1)/2-45, tc(Sclk3)/2-45			
		$2.0 \leq Vcc < 2.2 V$	1 1	tc(Sclk1)/2-50, tc(Sclk3)/2-50			
twL(SCLK1)	Serial I/O1, serial I/O3	$4.5 \le Vcc \le 5.5 V$	1	tc(Sclk1)/2-30, tc(Sclk3)/2-30			ns
twL(SCLK3)	clock output "L" pulse	$4.0 \leq Vcc < 4.5 V$	1 1	tc(Sclk1)/2-35, tc(Sclk3)/2-35			
	width	2.7 ≤ Vcc < 4.0 V	1 1	tc(Sclk1)/2-40, tc(Sclk3)/2-40			
		2.2 ≤ Vcc < 2.7 V	1 1	tc(Sclk1)/2-45, tc(Sclk3)/2-45	×		
		2.0 ≤ Vcc < 2.2 V	• •	tc(Sclk1)/2-50, tc(Sclk3)/2-50			
td(Sclк1-TxD1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V	1			140	ns
td(Sclk3-TxD3)	output delay time ⁽¹⁾	$4.0 \leq Vcc < 4.5 V$	1 1			200	
		2.7 ≤ Vcc < 4.0 V	1 1		-	350	
		$2.2 \leq Vcc < 2.7 V$	1 1			400	
		2.0 ≤ Vcc < 2.2 V	1 1	10		420	
t∨(ScLK1-TxD1)	Serial I/O1, serial I/O3	$4.5 \le Vcc \le 5.5 V$	1	-30	1		ns
t∨(ScLk3-TxD3)	output valid time ⁽¹⁾	4.0 ≤ Vcc < 4.5 V	1	-30			
		2.7 ≤ Vcc < 4.0 V	1	-30	1		
		2.2 ≤ Vcc < 2.7 V	1 1	-30			
		2.0 ≤ Vcc < 2.2 V	1 1	-30			
tr(SCLK1)	Serial I/O1, serial I/O3	$4.5 \le Vcc \le 5.5 V$		0,-		30	ns
tr(SCLK3)	rise time of clock	4.0 ≤ Vcc < 4.5 V				35	
	output	2.7 ≤ Vcc < 4.0 V				40	l
		2.2 ≤ Vcc < 2.7 V				45	
		2.0 ≤ Vcc < 2.2 V				50	
tf(SCLK1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V	Fig.82			30	ns
tf(SCLK3)	fall time of clock output	4.0 ≤ Vcc < 4.5 V	1 1			35	
		2.7 ≤ Vcc < 4.0 V	1 1			40	
		2.2 ≤ Vcc < 2.7 V	1			45	
		2.0 ≤ Vcc < 2.2 V	1			50	
twh(Sclk2)	Serial I/O2	4.5 ≤ Vcc ≤ 5.5 V		tc(Sclk2)/2-160			ns
	clock output "H" pulse	4.0 ≤ Vcc < 4.5 V	1	tc(ScLk2)/2-200			
	width	$2.7 \leq Vcc < 4.0 V$	1	tc(ScLk2)/2-240			
		$2.2 \leq Vcc < 2.7 V$	1	tc(Sclk2)/2-260			
		$2.0 \le Vcc < 2.2 V$	1 1	tc(Sclk2)/2-280			
twL(SCLK2)	Serial I/O2	$4.5 \leq Vcc \leq 5.5 \ V$	1	tc(ScLk2)/2-160			ns
	clock output "L" pulse	$4.0 \le Vcc < 4.5 V$	1 1	tc(Sclk2)/2-200			
	width	$2.7 \leq Vcc < 4.0 V$	1 1	tc(ScLk2)/2-240			
		$2.2 \leq Vcc < 2.7 V$	1 1	tc(Sclk2)/2-260			
		$2.0 \leq Vcc < 2.2 V$		tc(Sclk2)/2-280			
td(SCLK2-SOUT2)	Serial I/O2	$4.5 \leq Vcc \leq 5.5 \ V$	1			200	ns
	output delay time	$4.0 \leq Vcc < 4.5 V$	1			250	
		$2.7 \leq Vcc < 4.0 V$	1			300	
		$2.2 \leq Vcc < 2.7 V$	1			350	
		$2.0 \leq Vcc < 2.2 V$	1			400	
tv(Sclk2-Sout2)	Serial I/O2	$4.5 \leq Vcc \leq 5.5 \ V$	1		0		ns
	output valid time	$4.0 \leq Vcc < 4.5 V$	1 1		0		
		$2.7 \leq Vcc < 4.0 V$	1 1		0		
		$2.2 \leq Vcc < 2.7 V$	1 1		0		
		$2.0 \leq Vcc < 2.2 V$	1 1		0		

NOTE: 1. When the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0".


Page 100 of 113 RENESAS Apr 5, 2006 Rev.3.11 REJ03B0017-0311

Table 34 Switching characteristics (2)

(Mask ROM version: Vcc = 2.0 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted) (Flash memory version: Vcc = 2.7 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Currente e l	Parameter		Test	Limits	l la it		
Symbol			conditions	Min.	Тур.	Max.	Unit
tf(SCLK2)	Serial I/O2	$4.5 \leq Vcc \leq 5.5 \ V$				30	ns
	fall time of clock output	$4.0 \leq \text{Vcc} < 4.5 \text{ V}$				35	
		$2.7 \leq \text{Vcc} < 4.0 \text{ V}$				40	
		$2.2 \leq \text{Vcc} < 2.7 \text{ V}$				45	
		$2.0 \leq \text{Vcc} < 2.2 \text{ V}$				50	
tr(CMOS)	CMOS	$4.5 \leq Vcc \leq 5.5 \ V$			10	30	ns
	rise time of output ⁽¹⁾	$4.0 \leq \text{Vcc} < 4.5 \text{ V}$			12	35	
		$2.7 \leq Vcc < 4.0 V$	Fig.82		15	40	
		$2.2 \leq Vcc < 2.7 \text{ V}$			17	45	
		$2.0 \leq Vcc < 2.2 \text{ V}$			20	50	
tr(CMOS)	CMOS	$4.5 \leq Vcc \leq 5.5 \ V$			10	30	ns
	fall time of output ⁽¹⁾	$4.0 \leq \text{Vcc} < 4.5 \text{ V}$			12	35	
		$2.7 \leq Vcc < 4.0 V$			15	40	
		$2.2 \leq \text{Vcc} < 2.7 \text{ V}$			17	45	
		$2.0 \leq Vcc < 2.2 \text{ V}$			20	50	

NOTE: 1. When the P35/TxD3 P4-channel output disable bit of the UART3 control register (bit 4 of address 003316) is "0".








Fig 82. Circuit for measuring output switching characteristics (1)

Fig 83. Circuit for measuring output switching characteristics (2)





Rev.3.11 Apr 5, 2006 Page 102 of 113 **RENESAS** REJ03B0017-0311

PACKAGE OUTLINE




Rev.3.11 Apr 5, 2006 Page 103 of 113 **RENESAS** REJ03B0017-0311





Rev.3.11 Apr 5, 2006 Page 104 of 113 **RENESAS** REJ03B0017-0311



Rev.3.11 Apr 5, 2006 Page 105 of 113 **RENESAS** REJ03B0017-0311

NOTES

NOTES ON PROGRAMMING

1. Processor Status Register

(1) Initializing of processor status register

Flags which affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because they have an important effect on calculations. <Reason>

After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is "1".




Fig 85. Initialization of processor status register

(2) How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of (S+1). If necessary, execute the PLP instruction to return the PS to its original status.




Fig 86. Stack memory contents after PHP instruction execution

2. BRK instruction

(1) Interrupt priority level

When the BRK instruction is executed with the following conditions satisfied, the interrupt execution is started from the address of interrupt vector which has the highest priority.

Interrupt request bit and interrupt enable bit are set to "1".
Interrupt disable flag (I) is set to "1" to disable interrupt.

3. Decimal calculations


(1) Execution of decimal calculations


The ADC and SBC are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

(2) Notes on status flag in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a ADC or SBC instruction is executed.

The carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.





4. JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

5. Multiplication and Division Instructions

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

6. Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The instruction with the addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

7. Instruction Execution Timing

The instruction execution time can be obtained by multiplying the frequency of the internal clock ϕ by the number of cycles mentioned in the 740 Family Software Manual.

The frequency of the internal clock ϕ is the twice the XIN cycle in high-speed mode, 8 times the XIN cycle in middle-speed mode, and the twice the XCIN in low-speed mode.

Rev.3.11 Apr 5, 2006 Page 106 of 113 **RENESAS** REJ03B0017-0311

NOTES ON PERIPHERAL FUNCTIONS Notes on Input and Output Ports

1. Notes in standby state

In standby state^{*1} for low-power dissipation, do not make input levels of an I/O port "undefined". Even when an I/O port of Nchannel open-drain is set as output mode, if output data is "1", the aforementioned notes are necessary.

Pull-up (connect the port to VCC) or pull-down (connect the port to VSS) these ports through a resistor.

When determining a resistance value, note the following points: • External circuit

· Variation of output levels during the ordinary operation

When using built-in pull-up resistor, note on varied current values:

- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external

<Reason>

Exclusive input ports are always in a high-impedance state. An output transistor becomes an OFF state when an I/O port is set as input mode by the direction register, so that the port enter a highimpedance state. At this time, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels are "undefined". This may cause power source current.

Even when an I/O port of N-channel open-drain is set as output mode by the direction register, if the contents of the port latch is "1", the same phenomenon as that of an input port will occur.

*1 Standby state : stop mode by executing STP instruction wait mode by executing WIT instruction

2. Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction^{*2}, the value of the unspecified bit may be changed.

<Reason>

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

• As for bit which is set for input port:

The pin state is read in the CPU, and is written to this bit after bit managing.

• As for bit which is set for output port:

The bit value is read in the CPU, and is written to this bit after bit managing.

Note the following:

- Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- As for a bit of which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.
- *2 Bit managing instructions : SEB, and CLB instructions

Termination of Unused Pins

- 1. Terminate unused pins
- (1) Output ports : Open
- (2) I/O ports :
- Set the I/O ports for the input mode and connect them to VCC or Vss through each resistor of 1 k Ω to 10 k Ω

Ports that permit the selecting of a built-in pull-up resistor can also use this resistor. Set the I/O ports for the output mode and open them at "L" or "H".

- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.

(3) The AVss pin when not using the A/D converter :

• When not using the A/D converter, handle a power source pin for the A/D converter, AVss pin as follows: AVss: Connect to the Vss pin.

2. Termination remarks

(1) I/O ports :

Do not open in the input mode.

<Reason>

• The power source current may increase depending on the firststage circuit.

• An effect due to noise may be easily produced as compared with proper termination (2) in 1 and shown on the above.

(2) I/O ports :

When setting for the input mode, do not connect to VCC or VSS directly.

<Reason>

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and VCC (or VSS).

(3) I/O ports :

When setting for the input mode, do not connect multiple ports in a lump to VCC or VSS through a resistor.

<Reason>

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

• At the termination of unused pins, perform wiring at the shortest possible distance (20 mm or less) from micro-computer pins.


Notes on Interrupts

1. Change of relevant register settings

When the setting of the following registers or bits is changed, the interrupt request bit may be set to "1". When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- Interrupt edge selection register (address 003A16)
- Timer XY mode register (address 002316)
- Timer Z mode register (address 002A16)

Set the above listed registers or bits as the following sequence.





<Reason>

When setting the followings, the interrupt request bit may be set to "1".

• When setting external interrupt active edge

Concerned register: Interrupt edge selection register (address 003A16)

Timer XY mode register (address 002316) Timer Z mode register (address 002A16)

• When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated. Concerned register: Interrupt source selection register (address 003916)

2. Check of interrupt request bit

When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0", execute one or more instructions before executing the BBC or BBS instruction.




Fig 89. Sequence of check of interrupt request bit

<Reason>

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to "0", the value of the interrupt request bit before being cleared to "0" is read.

Notes on 8-bit Timer (timer 1, 2, X, Y)

- If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).
- When switching the count source by the timer 12, X and Y count source selection bits, the value of timer count is altered in unconsiderable amount owing to generating of thin pulses in the count input signals.

Therefore, select the timer count source before set the value to the prescaler and the timer.

- Set the double-function port of the CNTR0/CNTR1 pin and port P54/P55 to output in the pulse output mode.
- Set the double-function port of CNTR0/CNTR1 pin and port P54/P55 to input in the event counter mode and the pulse width measurement mode.

Notes on 16-bit Timer (timer Z)

1. Pulse output mode

• Set the double-function port of the CNTR2 pin and port P47 to output.

2. Pulse period measurement mode

- Set the double-function port of the CNTR2 pin and port P47 to input.
- A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).
- Since the timer latch in this mode is specialized for the readout of measured values, do not perform any write operation during measurement.
- "FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected.

Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start.

3. Pulse width measurement mode

- Set the double-function port of the CNTR2 pin and port P47 to input.
- A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).
- Since the timer latch in this mode is specialized for the readout of measured values, do not perform any write operation during measurement.
- "FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected.

Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start.

4. Programmable waveform generating mode

• Set the double-function port of the CNTR2 pin and port P47 to output.

5. Programmable one-shot generating mode

- Set the double-function port of CNTR2 pin and port P47 to output, and of INT1 pin and port P42 to input in this mode.
- This mode cannot be used in low-speed mode.
- If the value of the CNTR2 active edge switch bit is changed during one-shot generating enabled or generating one-shot pulse, then the output level from CNTR2 pin changes.

6. All modes

• Timer Z write control

Which write control can be selected by the timer Z write control bit (bit 3) of the timer Z mode register (address 002A16), writing data to both the latch and the timer at the same time or writing data only to the latch.

When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the address of timer Z and the timer is updated at next underflow. After reset release, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the address of timer Z.

In the case of writing data only to the latch, if writing data to the latch and an underflow are performed almost at the same time, the timer value may become undefined.

Timer Z read control

A read-out of timer value is impossible in pulse period measurement mode and pulse width measurement mode. In the other modes, a read-out of timer value is possible regardless of count operating or stopped.

However, a read-out of timer latch value is impossible.

Switch of interrupt active edge of CNTR2 and INT1

Each interrupt active edge depends on setting of the CNTR2 active edge switch bit and the INT1 active edge selection bit.Switch of count source

When switching the count source by the timer Z count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.

Therefore, select the timer count source before setting the value to the prescaler and the timer.

Notes on Serial Interface

1. Notes when selecting clock synchronous serial I/O

(1) Stop of transmission operation

As for serial I/Oi (i = 1, 3) that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the serial I/Oi enable bit and the transmit enable bit to "0" (serial I/Oi and transmit disabled).

<Reason>

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/Oi enable bit is cleared to "0" (serial I/Oi disabled), the internal transmission is running (in this case, since pins TxDi, RxDi, SCLKi, and \overline{SRDYi} function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/Oi enable bit is set to "1" at this time, the data during internally shifting is output to the TxDi pin and an operation failure occurs.

(2) Stop of receive operation

As for serial I/Oi (i = 1, 3) that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled), or clear the serial I/Oi enable bit to "0" (serial I/Oi disabled).

(3) Stop of transmit/receive operation

As for serial I/Oi (i = 1, 3) that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

<Reason>

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/Oi enable bit to "0" (serial I/Oi disabled) (refer to (1) in 1.).

2. Notes when selecting clock asynchronous serial I/O

(1) Stop of transmission operation

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/Oi enable bit (i = 1, 3) to "0". <Reason>

This is the same as (1) in 1.

(2) Stop of receive operation Clear the receive enable bit to "0" (receive disabled).

(3) Stop of transmit/receive operation

Only transmission operation is stopped.

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/Oi enable bit (i = 1, 3) to "0". <Reason>

This is the same as (1) in 1. Only receive operation is stopped.

Clear the receive enable bit to "0" (receive disabled).

3. SRDYi (i = 1, 3) output of reception side

When signals are output from the \overline{SRDYi} pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDYi output enable bit, and the transmit enable bit to "1" (transmit enabled).

4. Setting serial I/Oi (i = 1, 3) control register again

Set the serial I/Oi control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."




Fig 90. Sequence of setting serial I/Oi (i = 1, 3) control register again

5. Data transmission control with referring to transmit shift register completion flag

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

6. Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLKi (i = 1, 3) input level. Also, write the transmit data to the transmit buffer register at "H" of the SCLKi input level.

7. Transmit interrupt request when transmit enable bit is set

When using the transmit interrupt, take the following sequence.

- (1) Set the serial I/Oi transmit interrupt enable bit (i = 1, 3) to "0" (disabled).
- (2) Set the tranasmit enable bit to "1".
- (3) Set the serial I/Oi transmit interrupt request bit (i = 1, 3) to "0" after 1 or more instruction has executed.
- (4)Set the serial I/Oi transmit interrupt enable bit (i = 1, 3) to "1" (enabled).

<Reason>

When the transmission enable bit is set to "1", the transmit buffer empty flag and transmit shift register shift completion flag are also set to "1".

Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.

8. Writing to baud rate generator i (BRGi) (i = 1, 3)

Write data to the baud rate generator i (BRGi) (i = 1, 3) while the transmission/reception operation is stopped.

Notes on PWM

The PWM starts from "H" level after the PWM enable bit is set to enable and "L" level is temporarily output from the PWM pin. The length of this "L" level output is as follows:

$\frac{n+1}{2 \bullet f(XIN)}$	(s)	(Count source selection bit = "0", where n is the value set in the prescaler)
$\frac{n+1}{f(XIN)}$	(s)	(Count source selection bit = "1", where n is the value set in the prescaler)

Notes on A/D Converter

1. Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of 0.01 μ F to 1 μ F. Further, be sure to verify the operation of application products on the user side.

<Reason>

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A/D conversion precision to be worse.

2. A/D converter power source pin

The AVss pin is A/D converter power source pins. Regardless of using the A/D conversion function or not, connect it as following : • AVss : Connect to the Vss line

<Reason>

If the AVss pin is opened, the microcomputer may have a failure because of noise or others.

3. Clock frequency during A/D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A/D conversion.

- f(XIN) is 500 kHz or more
- Do not execute the STP instruction

4. Difference between at 8-bit reading in 10-bit A/D mode and at 8-bit A/D mode

At 8-bit reading in the 10-bit A/D mode, "-1/2 LSB" correction is not performed to the A/D conversion result.

In the 8-bit A/D mode, the A/D conversion characteristics is the same as 3802 group's characteristics because "-1/2 LSB" correction is performed.

Notes on D/A Converter

1. Vcc when using D/A converter

The D/A converter accuracy when VCC is 4.0 V or less differs from that of when VCC is 4.0 V or more. When using the D/A converter, we recommend using a VCC of 4.0 V or more.

2. D/Ai conversion register when not using D/A converter

When a D/A converter is not used, set all values of the D/Ai conversion registers (i = 1, 2) to "0016". The initial value after reset is "0016".

Notes on Watchdog Timer

- Make sure that the watchdog timer H does not underflow while waiting Stop release, because the watchdog timer keeps counting during that term.
- When the STP instruction disable bit has been set to "1", it is impossible to switch it to "0" by a program.

Notes on RESET Pin

Connecting capacitor

In case where the $\overline{\text{RESET}}$ signal rise time is long, connect a ceramic capacitor or others across the $\overline{\text{RESET}}$ pin and the VSs pin.

Use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.

<Reason>

If the several nanosecond or several ten nanosecond impulse noise enters the $\overrightarrow{\text{RESET}}$ pin, it may cause a microcomputer failure.

Notes on Low-speed Operation Mode

1. Using sub-clock

To use a sub-clock, fix bit 3 of the CPU mode register to "1" or control the Rd (refer to Figure 7) resistance value to a certain level to stabilize an oscillation. For resistance value of Rd, consult the oscillator manufacturer.




Fig 91. Ceramic resonator circuit

<Reason>

When bit 3 of the CPU mode register is set to "0", the sub-clock oscillation may stop.

2. Switch between middle/high-speed mode and lowspeed mode

If you switch the mode between middle/high-speed and lowspeed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and lowspeed, set the frequency on condition that $f(XIN) > 3 \bullet f(XCIN)$.

Quartz-Crystal Oscillator

When using the quartz-crystal oscillator of high frequency, such as 16 MHz etc., it may be necessary to select a specific oscillator with the specification demanded.

Notes on Restarting Oscillation

Restarting oscillation

Usually, when the MCU stops the clock oscillation by STP instruction and the STP instruction has been released by an external interrupt source, the fixed values of Timer 1 and Prescaler 12 (Timer 1 = "0116", Prescaler 12 = "FF16") are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by writing "1" to bit 0 of MISRG (address 001016).

However, by setting this bit to "1", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction. <Reason>

Oscillation will restart when an external interrupt is received. However, internal clock ϕ is supplied to the CPU only when Timer 1 starts to underflow. This ensures time for the clock oscillation using the ceramic resonators to be stabilized.

Notes on Using Stop Mode

• Register setting

Since values of the prescaler 12 and Timer 1 are automatically reloaded when returning from the stop mode, set them again, respectively. (When the oscillation stabilizing time set after STP instruction released bit is "0")

Clock restoration

After restoration from the stop mode to the normal mode by an interrupt request, the contents of the CPU mode register previous to the STP instruction execution are retained. Accordingly, if both main clock and sub clock were oscillating before execution of the STP instruction, the oscillation of both clocks is resumed at restoration.

In the above case, when the main clock side is set as a system clock, the oscillation stabilizing time for approximately 8,000 cycles of the XIN input is reserved at restoration from the stop mode. At this time, note that the oscillation on the sub clock side may not be stabilized even after the lapse of the oscillation stabilizing time of the main clock side.

Notes on Wait Mode

· Clock restoration

If the wait mode is released by a reset when XCIN is set as the system clock and XIN oscillation is stopped during execution of the WIT instruction, XCIN oscillation stops, XIN oscillations starts, and XIN is set as the system clock.

In the above case, the **RESET** pin should be held at "L" until the oscillation is stabilized.

Notes on CPU rewrite mode of flash memory version

1. Operation speed

During CPU rewrite mode, set the system clock $\phi 4.0$ MHz or less using the main clock division ratio selection bits (bits 6 and 7 of address 003B16).

2. Instructions inhibited against use

The instructions which refer to the internal data of the flash memory cannot be used during the CPU rewrite mode.

3. Interrupts inhibited against use

The interrupts cannot be used during the CPU rewrite mode because they refer to the internal data of the flash memory.

4. Watchdog timer

In case of the watchdog timer has been running already, the internal reset generated by watchdog timer underflow does not happen, because of watchdog timer is always clearing during program or erase operation.

5. Reset

Reset is always valid. In case of CNVss = "H" when reset is released, boot mode is active. So the program starts from the address contained in address FFFC16 and FFFD16 in boot ROM area.

Notes on flash memory version

The CNVss pin determines the flash memory mode. Connect the CNVss/VPP pin the shortest possible to the GND pattern which is supplied to the Vss pin of the microcomputer. In addition connecting an approximately 1 k to 5 k Ω resistor in series to the GND could improve noise immunity. In this case as well as the above mention, connect the pin the shortest possible to the GND pattern which is supplied to the Vss pin of the microcomputer.

Note. When the boot mode or the standard serial I/O mode is used, a switch of the input level to the CNVss pin is required.




Fig 92. Wiring for the CNVss

Notes on electric characteristic differences between mask ROM and flash nemory version MCUs

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and Flash Memory version MCUs due to the difference in the manufacturing processes, built-in ROM, and layout pattern etc. When manufacturing an application system with the Flash Memory version and then switching to use of the Mask ROM version, please conduct evaluations equivalent to the system evaluations conducted for the flash memory version.

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- 1. Mask ROM Confirmation Form*
- 2. Mark Specification Form*
- 3. Data to be written to ROM, in EPROM form (three identical copies)
- * For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).

Rev.3.11 Apr 5, 2006 Page 112 of 113 **RENESAS** REJ03B0017-0311

Notes on Handling of Power Source Pins

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (VCC pin) and GND pin (VSS pin), and between power source pin (VCC pin) and analog power source input pin (AVss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of 0.01 μ F-0.1 μ F is recommended.

Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

For sumon ced product In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the power source voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

Rev.3.11 Apr 5, 2006 Page 113 of 113 **RENESAS** REJ03B0017-0311

REVISION HISTORY

3803 Group (Spec.H) Data Sheet

Rev.	Date	Description				
		Page	Summary			
1.00	Sep. 3, 2001	—	First edition issued			
	Sep. 3, 2001 May. 28, 2003	- 1,2,6,7 5 64 64 68 69 73 75 75,77 75,77 76,78 79	First edition issued •Delete the following :**:KP package is under development." •Table 4 pin description Vcc,Vss Apply voltage of 2.7–5.5V → 1.8V–5.5V •Fig.5 Memory expansion plan As of Dec. 2002 → As of Mar. 2003 •Notes (address 3A16) → (address 003A16), (address 2316) → (address 002316), (address 2A16) → (address 002A16), (address 3916) → (address 003916) •Fig.61 System clock generating circuit block diagram <u>Memory expansion</u> •Fig.61 System clock generating circuit block diagram • Precedent 12 + Timer • Memory expansion • Fig.61 System clock generating conditions Add : VIL "L" input voltage XIN, XCIN 1.8≤VCC≤5.5V Min. → 0 •Table 10 Recommended operating conditions f(XiN) High-speed mode f(0)=f(XiN)/2 2.2≤VCc≤4.0V → 2.7≤Vcc≤4.0V •Table 16 A/D converter characteristics Vcc 8 bit A/D mode, 10bit A/D mode Max. 5.0 → 5.5 •Table 17 D/A converter characteristics, Table 17 D/A converter characteristics Vcc 4.0 to 5.5V → 4.0≤Vcc≤5.5V, Vcc = 2.7 to 4.0V → 2.7≤Vcc<4.0V •Table 18 Timing requirements (1) (In high-speed mode) tc(XiN) Main clock XiN input voltage XIN (1) (In high-speed mode) tc(XiN) Main clock XiN input voltage XIN (1) (In high-speed mode) tc(XiN) Main clock XIN input voltage XIN (1) (In high-speed mode) tc(XiN) Main clock XIN input voltage XIN (1) (In high-speed mode) tc(XiN) Main clock XIN input voltage XIN (1) (In high-speed mode) tc(XiN) Main clock XIN input voltage time 2.7≤Vcc<4.0 Min. 2.6×10 ³ /(82Vcc-3) → 2.8×10 ³ /(82Vcc-3) •Table 18 Timing requirements (1) (In high-speed mode) tc(XiN) Sub-clock input "L" pulse width → Sub-clock XCIN input "L" pulse width •Table 19 Timing requirements (2) (In middle-speed mode) tc(XiCX) Sub-clock input "L" pulse width → Sub-clock XCIN input "L" pulse width •Table 19 Timing requirements (2) (In middle-speed mode) tc(SiCXI2) → twi(SiCXI2) •Fig.63 Timing diagram (in single-chip mode) Delete the following underline parts : ScLK1 SCLK2 SCLK3 tf, tr			
			td(Sclk1-TxD1), td(Sclk2-Sout2), td(Sclk3-TxD3) tv(Sclk1-TxD1), tv(Sclk2-Sout2), tv(Sclk3-TxD3)			
3.00	Oct. 14, 2003		Flash memory version is added.			
	Jun.25, 2004	6 15 16	Table 5 Pin description is partly revised.Figure 11 Memory map of special function register (SFR) is partly revised.Table 8 I/O port function is partly revised.			

REVISION HISTORY

Rev.	Date	Description					
		Page	Summary				
3.01	Jun.25, 2004	61 63 65 69 69 70 70 70 80 86 87 88 97 97 98 98 98 98	Explanations of "RESET CIRCUIT" are partly revised. Figure 56 Reset circuit example is partly revised. Explanations of "(1) Stop mode" of "Oscillation control" are partly added. Figure 56 Reset circuit example is partly revied. Explanations of "Outline Performance" are partly revised. Figure 64 Structure of flash memory control register 0 is partly revised. Figure 66 is partly revised. Table 11 is partly revised. Figure 67 is partly revised. P46 of Table 15 is revised. "NOTES ON PROGRAMMING" is added. "DATA REQUIRED FOR MASK ORDERS" is added. Note of Table 16 is partly revised. Table 26 A/D converter characteristics (Mask ROM version) is partly revised. Table 27 D/A converter characteristics (Flash memory version) is partly revised. Table 30 D/A converter characteristics (Flash memory version) is partly revised. Table 31 Power source circuit timing characteristics (Flash memory version) is partly revised.				
		99 101	added. tw(RESET) of Table 32 is revised. Table 33 and Table 34 of Rev.3.00 are eliminated.				
3.02	Nov.05, 2004	-	Memory size ROM16 K to 32 K bytes \rightarrow 16 K to 60 K bytes RAM640 to 1024 bytes \rightarrow 640 to 2048 bytes				
		1,2,5,8,9 9 35 62 64 65 66 77 80 95 100,101 102,103 104 105 108	WG version is added. Fig.6 is partly eliminated. (5) Pulse width measurement mode is partly revised. Fig.58 is partly revised. CLOCK GENERATING CIRCUIT is partly revised. Fig.60 is partly revised. Note 4 of Fig.62 is added. Functions To Inhibit Rewriting Flash Memory Version is partly added. Standard serial I/O Mode is partly revised. Outline Performance (Standard Serial I/O Mode) is eliminated. Table 23 Electrical characteristics (1) "VoL "L" output voltage P20–P27" is added. Table 33 Timing requirements (1), Table 34 Timing requirements (2) (In high-speed mode) is deleted. Mask ROM versoin: Vcc = 1.8 to $5.5V \rightarrow Vcc = 2.0$ to $5.5V$ Table 35 Switching characteristics (1), Table 36 Switching characteristics (2) are added. Fig.80 Circuit for measuring output switching characteristics (2) are added. Fig.81 Circuit for measuring output switching characteristics (2) are added. Fig.82 Timing diagram (in single-chip mode) is revised. PACKAGE OUTLINE 64F0G is added.				
3.03	Jun.17, 2005	All pages 1 2 3 4	Delete the following: "Under development". Packages, Table 1 Package name revised. Packages, Table 2 Package name revised. Fig.1, Table 3 Package name revised. Fig.2, Table 4 Package name revised.				

REVISION HISTORY

3803 Group (Spec.H) Data Sheet

Rev.	Date	Description			
		Page	Summary		
3.03	Jun.17, 2005	5	Fig.3, Table 5 Package name revised.		
		9	"Packages" Package name revised.		
		74 to 85	Fig.74 to Fig.77 Package name revised.		
		89	Table 17 is partly revised.		
		106 to 108	PACKAGE OUTLINE revised.		
3.10	Nov.14, 2005	-	Bit name revised: STP instruction disable bit \rightarrow STP instruction function selection bit		
		20	Fig.15 Port block diagram (18) Port P56 revised.		
		61	 Watchdog Timer Operations revised. Bit 6 of Watchdog Timer Control Register added. Fig.55: Block diagram of Watchdog timer revised. Fig.56: Structure of Watchdog timer control register revised. Bit name and its description revised. (Bit function is not changed.) → STP instruction function selection bit 0: Entering stop mode by execution of STP instruction 1: Internal reset by execution of STP instruction 		
		88	Flash Memory Version revised. Fig.80: Wiring for the CNVSS pin added.		
		106 to 108	PACKAGE OUTLINE revised.		
		109 to 116	Appendix added.		
3.11	Apr.5, 2006	1, 5	Table 1, Table 5, Fig.3; M38037M8H-XXXWG deleted.		
		7	Table 6 Functions revised.		
		9	Packages; "LGA" → "FLGA"		
		13	[CPU Mode Register (CPUM)] "The CPU mode register selection bit, etc." \rightarrow "The CPU mode registerselection bit, the internal system clock control bits, etc."		
		15	MEMORY <note> added.</note>		
		17	I/O PORTS; "By setting the port P0 pull-up control registerprogrammed as the output ports." added. Table 9 Input/Output added.		
		19	Fig.14 Port P40, P41 revised.		
		44, 52	[Serial I/O1 Status Register (SIO1STS)] "If there is an error,the transmit buffer empty flag (bit 0) become "1"." revised.		
		56	•Data Setting "count source selection bit = "0"" added. Fig.47 "XIN or XCIN" \rightarrow "XIN (XCIN at low-speed mode)		
		57	Fig.48; "f(Xcin) at low-speed mode", "f(Xcin)/2 at low-speed mode" added. <notes> added.</notes>		
		64	Frequency Control; (4) Low power dissipation mode added. Oscillation Control; (2) Wait mode, <notes> added.</notes>		
		86, 87	Fig.78, Fig.79 added. NOTES ON PROGRAMMING, NOTES ON USAGE deleted. \rightarrow Included in NOTES		
		96, 97	Table 24, Table 27; f(XiN) Conditions: "Vcc" → "Vcc = VREF"		
			Limits Max.: $\frac{(24 \times \text{Vcc} - 60) \times 1.05}{3} \xrightarrow{"} \frac{(24.6 \times \text{Vcc} - 62.7) \times 1.05}{3}$		

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no reprossibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corp. Sumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- A utility of the information published by Refress Technology Corp. by Various filtears, including the Refress Technology Corp. Semiconductor home page (http://www.renesss.com).
 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at take. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a protentially at take. Please contact Renesas, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater using a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater using a protein take and the product contained herein for any specific purposes.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510