

# SH7206 Group Hardware Manual

Renesas 32-Bit RISC Microcomputer SuperH<sup>™</sup> RISC engine Family / SH7200 Series R5S72060W200FPV SH7206

Jardware Manua

Rev.2.00 Revision Date: Dec. 09, 2005

RenesasTechnology www.renesas.com



#### Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



# **General Precautions on Handling of Product**

#### 1. Treatment of NC Pins

Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

#### 2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

### 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

#### 4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.



# Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Contents
- 5. Overview
- 6. Description of Functional Modules
  - CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
  - Product Type, Package Dimensions, etc.
- 10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

11. Index



# **Preface**

This LSI is an RISC (Reduced Instruction Set Computer) microcomputer which includes a Renesas Technology-original RISC CPU as its core, and the peripheral functions required to configure a system.

Target Users: This manual was written for users who will be using this LSI in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.

Objective: This manual was written to explain the hardware functions and electrical

characteristics of this LSI to the target users.

Refer to the SH-2A, SH2A-FPU Software Manual for a detailed description of the

instruction set.

### Notes on reading this manual:

- In order to understand the overall functions of the chip
  Read the manual according to the contents. This manual can be roughly categorized into parts
  on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions Read the SH-2A, SH2A-FPU Software Manual.
- In order to understand the details of a register when its name is known

  Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 24, List of Registers.



#### Examples

The notation used for register names, bit names, numbers, and symbols in this manual is described below.

#### (1) Registers

The style (register name)\_(channel number) is used in cases where the same or a similar function is implemented on more than one channel.

Example: CMCSR\_0

#### (2) Bits

When bit names are given in this manual, the higher-order bits are to the left and the lower-order bits are to the right.

Example: CKS1, CKS0

#### (3) Numbers


Binary numbers are given as B'xxxx, hexadecimal are given as H'xxxx, and decimal are given as xxxx.

Examples: B'11 or 11, H'EFA0, 1234

#### (4) Symbols

An overbar is added to the names of active-low signals.

Example: WDTOVF



Note: The bit names and sentences in the above figure are examples, and have nothing to do with the contents of this manual.

Notation in bit figures and tables describing arrangements of bits
 Each register description includes a figure that illustrates the arrangement of bits and a table that describes the meanings of settings in the bits.

#### (1) Bit

Indicates the bit number.

In the case of a 32-bit register, the bits are arranged in order from 31 to 0, and in the case of a 16-bit register, the bits are arranged in the order from 15 to 0.

#### (2) Bit Name

The short form of the name of the bit or bit field within the register.

When the individual bits of bit fields have to be clearly indicated, notation allowing this is included (e.g., ASID[3:0]).

A reserved bit is indicated by -.

Instead of a bit name, a blank is used for some bits, such as those of timer counters.

#### (3) Initial Value

Indicates the value of each bit after a power-on reset, i.e., the initial value.

0: Initial value is 0

1: Initial value is 1

-: Initial value is undefined

#### (4) R/W

Indicates whether each bit is readable or writable, or either writing to or reading from the bit is prohibited.

The notation is as follows:

R/W: Bit or field is readable and writable.

R/(W): Bit or field is readable and writable.

However, writing is only performed to clear the flag.

R: Bit or field is readable and writable.


However, "R" is indicated for all reserved bits. When writing to the bit is required, write the value stated in the bit table or the initial value.

W: Bit or field is readable and writable.

However, only the value in the bit table is guaranteed when reading from the bit.

#### (5) Description

Describes the function enabled by setting the bit.



Note: The bit names and sentences in the above figure are examples, and have nothing to do with the contents of this manual.



# Contents

Sect	tion 1	Overview	1
1.1	SH72	206 Features	1
1.2	Block	c Diagram	7
1.3	Pin A	rrangement	8
1.4	Pin Fu	unctions	9
1.5	List o	of Pins	16
Sect	tion 2	CPU	29
2.1	Regis	ster Configuration	29
	2.1.1	General Registers	29
	2.1.2	Control Registers	30
	2.1.3	System Registers	32
	2.1.4	Register Banks	33
	2.1.5	Initial Values of Registers	33
2.2	Data l	Formats	34
	2.2.1	Data Format in Registers	34
	2.2.2	Data Formats in Memory	34
	2.2.3	Immediate Data Format	35
2.3	Instru	action Features	36
	2.3.1	RISC-Type Instruction Set	36
	2.3.2	Addressing Modes	40
	2.3.3	Instruction Format	45
2.4	Instruction Set		49
	2.4.1	Instruction Set by Classification	49
	2.4.2	Data Transfer Instructions	54
	2.4.3	Arithmetic Operation Instructions	58
	2.4.4	Logic Operation Instructions	
	2.4.5	Shift Instructions	62
	2.4.6	Branch Instructions	63
	2.4.7	System Control Instructions	64
	2.4.8	Bit Manipulation Instructions	66
2.5	Proce	essing States	67
Sect	tion 3	Clock Pulse Generator (CPG)	69
3.1		res	
3.2		/Output Pins	

3.3	Clock	Operating Modes	74	
3.4	Regist	ter Descriptions	78	
	3.4.1	Frequency Control Register (FRQCR)	79	
	3.4.2	MTU Clock Frequency Control Register (MCLKCR)	82	
3.5	Chang	ging the Frequency		
	3.5.1	Changing the Multiplication Rate	83	
	3.5.2	Changing the Division Ratio	84	
3.6	Notes	on Board Design	85	
	3.6.1	Note on Inputting External Clock	85	
	3.6.2	Note on Using an External Crystal Resonator	85	
	3.6.3	Note on Resonator	86	
	3.6.4	Note on Bypass Capacitor	86	
	3.6.5	Note on Using a PLL Oscillation Circuit	86	
Sec	tion 4	Exception Handling	87	
4.1		view		
	4.1.1	Types of Exception Handling and Priority	87	
	4.1.2	Exception Handling Operations		
	4.1.3	Exception Handling Vector Table		
4.2	Resets			
	4.2.1	Input/Output Pins	93	
	4.2.2	Types of Reset	93	
	4.2.3	Power-On Reset		
	4.2.4	Manual Reset	96	
4.3	Addre	ess Errors	97	
	4.3.1	Address Error Sources	97	
	4.3.2	Address Error Exception Handling	98	
4.4	Register Bank Errors			
	4.4.1	Register Bank Error Sources	99	
	4.4.2	Register Bank Error Exception Handling	99	
4.5	Interr	upts	100	
	4.5.1	Interrupt Sources	100	
	4.5.2	Interrupt Priority Level	101	
	4.5.3	Interrupt Exception Handling	102	
4.6	Excep	otions Triggered by Instructions	103	
	4.6.1	Types of Exceptions Triggered by Instructions	103	
	4.6.2	Trap Instructions		
	4.6.3	Slot Illegal Instructions		
	4.6.4	General Illegal Instructions		
	4.6.5	Integer Division Instructions	105	



4.7	When Exception Sources Are Not Accepted		
4.8	.8 Stack Status after Exception Handling Ends		
4.9	Usage	Notes	109
	4.9.1	Value of Stack Pointer (SP)	109
	4.9.2	Value of Vector Base Register (VBR)	109
	4.9.3	Address Errors Caused by Stacking of Address Error Exception Handling	
Sect	tion 5	Interrupt Controller (INTC)	111
5.1		es	
5.2	Input/	Output Pins	113
5.3	Regist	er Descriptions	114
	5.3.1	Interrupt Priority Registers 01, 02, 05 to 14 (IPR01, IPR02, IPR05 to IPR14).	115
	5.3.2	Interrupt Control Register 0 (ICR0)	117
	5.3.3	Interrupt Control Register 1 (ICR1)	118
	5.3.4	Interrupt Control Register 2 (ICR2)	119
	5.3.5	IRQ Interrupt Request Register (IRQRR)	120
	5.3.6	PINT Interrupt Enable Register (PINTER)	122
	5.3.7	PINT Interrupt Request Register (PIRR)	123
	5.3.8	Bank Control Register (IBCR)	124
	5.3.9	Bank Number Register (IBNR)	125
5.4	Interru	ipt Sources	127
	5.4.1	NMI Interrupt	127
	5.4.2	User Break Interrupt	
	5.4.3	H-UDI Interrupt	127
	5.4.4	IRQ Interrupts	128
	5.4.5	PINT Interrupts	128
	5.4.6	On-Chip Peripheral Module Interrupts	129
5.5	Interru	upt Exception Handling Vector Table and Priority	
5.6	Opera	tion	139
	5.6.1	Interrupt Operation Sequence	
	5.6.2	Stack after Interrupt Exception Handling	
5.7	Interru	ipt Response Time	
5.8		er Banks	
	5.8.1	Banked Register and Input/Output of Banks	
	5.8.2	Bank Save and Restore Operations	
	5.8.3	Save and Restore Operations after Saving to All Banks	
	5.8.4	Register Bank Exception	
	5.8.5	Register Bank Error Exception Handling	
5.9	Data T	ransfer with Interrupt Request Signals	



	5.9.1	Handling Interrupt Request Signals as Sources for CPU Interrupt but Not	155	
	502	DMAC Activating	. 155	
	5.9.2	Handling Interrupt Request Signals as Sources for Activating DMAC but Not	155	
5 1O	I I a a co	CPU Interrupt		
5.10	$\mathcal{C}$	Note		
	5.10.1	Timing to Clear an Interrupt Source	. 150	
Sect	ion 6	User Break Controller (UBC)	157	
6.1		es		
6.2	Input/C	Output Pin	. 159	
6.3	Registe	er Descriptions	. 160	
	6.3.1	Break Address Register (BAR)	. 161	
	6.3.2	Break Address Mask Register (BAMR)	. 162	
	6.3.3	Break Data Register (BDR)	. 163	
	6.3.4	Break Data Mask Register (BDMR)	. 164	
	6.3.5	Break Bus Cycle Register (BBR)	. 165	
	6.3.6	Break Control Register (BRCR)	. 167	
6.4	Operation			
	6.4.1	Flow of the User Break Operation	. 170	
	6.4.2	Break on Instruction Fetch Cycle	. 172	
	6.4.3	Break on Data Access Cycle	. 173	
	6.4.4	Value of Saved Program Counter	. 174	
	6.4.5	Usage Examples	. 175	
6.5	Usage	Notes	. 178	
Sect	ion 7	Cache	179	
		2S		
	7.1.1	Cache Structure		
7.2	Registe	er Descriptions		
	7.2.1	Cache Control Register 1 (CCR1)		
	7.2.2	Cache Control Register 2 (CCR2)		
7.3	Operat	ion		
	7.3.1	Searching Cache		
	7.3.2	Read Access	. 190	
	7.3.3	Prefetch Operation (Only for Operand Cache)	. 190	
	7.3.4	Write Operation (Only for Operand Cache)	. 191	
	7.3.5	Write-Back Buffer (Only for Operand Cache)		
	7.3.6	Coherency of Cache and External Memory		
7.4	Memor	ry-Mapped Cache		
		Address Array	194	



	7.4.2	Data Array	195
	7.4.3	Usage Examples	197
	7.4.4	Notes	197
Sect	tion 8	Bus State Controller (BSC)	199
8.1		es	
8.2	Input/C	Output Pins	202
8.3	Area O	Overview	204
	8.3.1	Address Map	204
	8.3.2	Data Bus Width and Pin Function Setting in Each Area	205
8.4	Registe	er Descriptions	206
	8.4.1	Common Control Register (CMNCR)	208
	8.4.2	CSn Space Bus Control Register (CSnBCR) (n = 0 to 8)	211
	8.4.3	CSn Space Wait Control Register (CSnWCR) (n = 0 to 8)	216
	8.4.4	SDRAM Control Register (SDCR)	254
	8.4.5	Refresh Timer Control/Status Register (RTCSR)	258
	8.4.6	Refresh Timer Counter (RTCNT)	260
	8.4.7	Refresh Time Constant Register (RTCOR)	261
	8.4.8	AC Characteristics Switching Register (ACSWR)	262
	8.4.9	AC Characteristics Switching Key Register (ACKEYR)	263
	8.4.10	Sequence to Write to ACSWR	264
8.5	Operat	ion	265
	8.5.1	Endian/Access Size and Data Alignment	265
	8.5.2	Normal Space Interface	268
	8.5.3	Access Wait Control	273
	8.5.4	CSn Assert Period Expansion	275
	8.5.5	MPX-I/O Interface	276
	8.5.6	SDRAM Interface	280
	8.5.7	Burst ROM (Clocked Asynchronous) Interface	324
	8.5.8	SRAM Interface with Byte Selection	326
	8.5.9	PCMCIA Interface	331
	8.5.10	Burst MPX-I/O Interface	338
	8.5.11	Burst ROM (Clocked Synchronous) Interface	343
	8.5.12	Wait between Access Cycles	344
	8.5.13	Bus Arbitration	351
	8.5.14	Others	353
8.6	Usage	Notes	356
	8.6.1	Burst ROM Interface	356
	8.6.2	PCMCIA I/O Card Interface	356
	8.6.3	Burst MPX-I/O Interface	356



Sect	ion 9	Direct Memory Access Controller (DMAC)	357
9.1		es	
9.2	Input/C	Output Pins	360
9.3	Registe	er Descriptions	361
	9.3.1	DMA Source Address Registers (SAR)	365
	9.3.2	DMA Destination Address Registers (DAR)	366
	9.3.3	DMA Transfer Count Registers (DMATCR)	367
	9.3.4	DMA Channel Control Registers (CHCR)	368
	9.3.5	DMA Reload Source Address Registers (RSAR)	376
	9.3.6	DMA Reload Destination Address Registers (RDAR)	377
	9.3.7	DMA Reload Transfer Count Registers (RDMATCR)	378
	9.3.8	DMA Operation Register (DMAOR)	379
	9.3.9	DMA Extension Resource Selectors 0 to 3 (DMARS0 to DMARS3)	383
9.4	Operat	ion	385
	9.4.1	Transfer Flow	385
	9.4.2	DMA Transfer Requests	387
	9.4.3	Channel Priority	391
	9.4.4	DMA Transfer Types	394
	9.4.5	Number of Bus Cycles and DREQ Pin Sampling Timing	403
Sect	ion 10	Multi-Function Timer Pulse Unit 2 (MTU2)	407
10.1	Feature	es	407
10.2	Input/C	Output Pins	413
10.3	Register Descriptions		
	10.3.1	Timer Control Register (TCR)	418
	10.3.2	Timer Mode Register (TMDR)	422
	10.3.3	Timer I/O Control Register (TIOR)	425
	10.3.4	Timer Compare Match Clear Register (TCNTCMPCLR)	444
	10.3.5	Timer Interrupt Enable Register (TIER)	445
	10.3.6	Timer Status Register (TSR)	450
	10.3.7	Timer Buffer Operation Transfer Mode Register (TBTM)	458
	10.3.8	Timer Input Capture Control Register (TICCR)	459
	10.3.9	Timer Synchronous Clear Register (TSYCR)	460
	10.3.10	Timer A/D Converter Start Request Control Register (TADCR)	462
		Timer A/D Converter Start Request Cycle Set Registers	
		(TADCORA_4 and TADCORB_4)	465
	10.3.12	2 Timer A/D Converter Start Request Cycle Set Buffer Registers	
		(TADCOBRA_4 and TADCOBRB_4)	465
	10.3.13	Timer Counter (TCNT)	
		4 Timer General Register (TGR)	



	10.3.15	Timer Start Register (TSTR)	467
	10.3.16	Timer Synchronous Register (TSYR)	469
	10.3.17	Timer Counter Synchronous Start Register (TCSYSTR)	471
	10.3.18	3 Timer Read/Write Enable Register (TRWER)	474
	10.3.19	Timer Output Master Enable Register (TOER)	475
	10.3.20	Timer Output Control Register 1 (TOCR1)	476
	10.3.21	Timer Output Control Register 2 (TOCR2)	479
	10.3.22	Timer Output Level Buffer Register (TOLBR)	482
	10.3.23	Timer Gate Control Register (TGCR)	483
	10.3.24	Timer Subcounter (TCNTS)	485
	10.3.25	Timer Dead Time Data Register (TDDR)	486
	10.3.26	Timer Cycle Data Register (TCDR)	486
	10.3.27	Timer Cycle Buffer Register (TCBR)	487
	10.3.28	Timer Interrupt Skipping Set Register (TITCR)	487
	10.3.29	Timer Interrupt Skipping Counter (TITCNT)	489
	10.3.30	Timer Buffer Transfer Set Register (TBTER)	490
	10.3.31	Timer Dead Time Enable Register (TDER)	492
	10.3.32	2 Timer Waveform Control Register (TWCR)	493
	10.3.33	Bus Master Interface	495
10.4	Operat	ion	496
	10.4.1	Basic Functions	496
	10.4.2	Synchronous Operation	502
	10.4.3	Buffer Operation	504
	10.4.4	Cascaded Operation	508
	10.4.5	PWM Modes	513
		Phase Counting Mode	
	10.4.7	Reset-Synchronized PWM Mode	525
	10.4.8	Complementary PWM Mode	528
	10.4.9	A/D Converter Start Request Delaying Function	573
	10.4.10	MTU2–MTU2S Synchronous Operation	577
	10.4.11	External Pulse Width Measurement	583
	10.4.12 Dead Time Compensation		584
	10.4.13	TCNT Capture at Crest and/or Trough in Complementary PWM Operation	587
10.5	Interru	pt Sources	588
	10.5.1	Interrupt Sources and Priorities	588
	10.5.2	DMAC Activation	590
	10.5.3	A/D Converter Activation	591
10.6	Operati	ion Timing	593
	10.6.1	Input/Output Timing	593
	10.6.2	Interrupt Signal Timing	600

10.7	Usage I	Notes	605
	10.7.1	Module Standby Mode Setting	605
	10.7.2	Input Clock Restrictions	605
	10.7.3	Caution on Period Setting	606
	10.7.4	Contention between TCNT Write and Clear Operations	606
	10.7.5	Contention between TCNT Write and Increment Operations	607
	10.7.6	Contention between TGR Write and Compare Match	608
	10.7.7	Contention between Buffer Register Write and Compare Match	609
	10.7.8	Contention between Buffer Register Write and TCNT Clear	610
	10.7.9	Contention between TGR Read and Input Capture	611
	10.7.10	Contention between TGR Write and Input Capture	612
	10.7.11	Contention between Buffer Register Write and Input Capture	613
	10.7.12	TCNT2 Write and Overflow/Underflow Contention in Cascade Connection	613
	10.7.13	Counter Value during Complementary PWM Mode Stop	615
	10.7.14	Buffer Operation Setting in Complementary PWM Mode	615
	10.7.15	Reset Sync PWM Mode Buffer Operation and Compare Match Flag	616
	10.7.16	Overflow Flags in Reset Synchronous PWM Mode	617
	10.7.17	Contention between Overflow/Underflow and Counter Clearing	618
	10.7.18	Contention between TCNT Write and Overflow/Underflow	619
	10.7.19	Cautions on Transition from Normal Operation or PWM Mode 1 to	
		Reset-Synchronized PWM Mode	619
	10.7.20	Output Level in Complementary PWM Mode and Reset-Synchronized PWM	
		Mode	620
	10.7.21	Interrupts in Module Standby Mode	620
	10.7.22	Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection	620
10.8		Output Pin Initialization	
	10.8.1	Operating Modes	621
	10.8.2	Reset Start Operation	621
	10.8.3	Operation in Case of Re-Setting Due to Error During Operation, Etc	622
	10.8.4	Overview of Initialization Procedures and Mode Transitions in Case of Error	
		during Operation, etc.	623
Secti	on 11	Multi-Function Timer Pulse Unit 2S (MTU2S)	653
11.1		Output Pins	
11.2	-	r Descriptions	
Secti	on 12	Port Output Enable 2 (POE2)	661
12.1		S	
12.1		output Pins	
12.3	-	r Descriptions	
		+~+p+	



	12.3.1	Input Level Control/Status Register 1 (ICSR1)	667
	12.3.2	Output Level Control/Status Register 1 (OCSR1)	671
	12.3.3	Input Level Control/Status Register 2 (ICSR2)	672
	12.3.4	Output Level Control/Status Register 2 (OCSR2)	676
	12.3.5	Input Level Control/Status Register 3 (ICSR3)	677
	12.3.6	Software Port Output Enable Register (SPOER)	679
	12.3.7	Port Output Enable Control Register 1 (POECR1)	681
	12.3.8	Port Output Enable Control Register 2 (POECR2)	682
12.4	Operati	ion	687
	12.4.1	Input Level Detection Operation.	688
	12.4.2	Output-Level Compare Operation	689
	12.4.3	Release from High-Impedance State	690
12.5	Interru	pts	691
Sect	ion 13	Compare Match Timer (CMT)	693
13.1	Feature	es	693
13.2	Registe	er Descriptions	694
	13.2.1	Compare Match Timer Start Register (CMSTR)	695
	13.2.2	Compare Match Timer Control/Status Register (CMCSR)	696
	13.2.3	Compare Match Counter (CMCNT)	698
	13.2.4	Compare Match Constant Register (CMCOR)	698
13.3	Operati	ion	699
	13.3.1	Interval Count Operation	699
	13.3.2	CMCNT Count Timing	699
13.4	Interru	pts	700
		Interrupt Sources and DMA Transfer Requests	
	13.4.2	Timing of Compare Match Flag Setting	700
	13.4.3	Timing of Compare Match Flag Clearing	701
13.5	Usage	Notes	702
	13.5.1	Conflict between Write and Compare-Match Processes of CMCNT	702
	13.5.2	Conflict between Word-Write and Count-Up Processes of CMCNT	703
		Conflict between Byte-Write and Count-Up Processes of CMCNT	
	13.5.4	Compare Match Between CMCNT and CMCOR	704
Sect	ion 14	Watchdog Timer (WDT)	705
14.1	Feature	es	705
14.2	Input/C	Output Pin	707
14.3	Registe	er Descriptions	708
	14.3.1	Watchdog Timer Counter (WTCNT)	708
	14.3.2	Watchdog Timer Control/Status Register (WTCSR)	709

	14.3.3	Watchdog Reset Control/Status Register (WRCSR)	711
	14.3.4	Notes on Register Access	712
14.4	WDT U	Usage	714
	14.4.1	Canceling Software Standby Mode	714
	14.4.2	Changing the Frequency	715
	14.4.3	Using Watchdog Timer Mode	716
	14.4.4	Using Interval Timer Mode	718
14.5	Usage	Notes	719
	14.5.1	Timer Variation	719
	14.5.2	Prohibition against Setting H'FF to WTCNT	719
	14.5.3	System Reset by WDTOVF Signal	719
	14.5.4	Manual Reset in Watchdog Timer Mode	720
Sect	ion 15	Serial Communication Interface with FIFO (SCIF)	721
15.1	Feature	es	721
15.2	Input/C	Output Pins	723
15.3	Registe	er Descriptions	724
	15.3.1	Receive Shift Register (SCRSR)	726
	15.3.2	Receive FIFO Data Register (SCFRDR)	726
	15.3.3	Transmit Shift Register (SCTSR)	727
	15.3.4	Transmit FIFO Data Register (SCFTDR)	727
	15.3.5	Serial Mode Register (SCSMR)	728
	15.3.6	Serial Control Register (SCSCR)	731
	15.3.7	Serial Status Register (SCFSR)	735
	15.3.8	Bit Rate Register (SCBRR)	743
	15.3.9	FIFO Control Register (SCFCR)	750
	15.3.10	FIFO Data Count Set Register (SCFDR)	753
	15.3.11	Serial Port Register (SCSPTR)	754
	15.3.12	2 Line Status Register (SCLSR)	756
15.4	Operat	ion	758
	15.4.1	Overview	758
	15.4.2	Operation in Asynchronous Mode	760
	15.4.3	Operation in Clocked Synchronous Mode	771
15.5	SCIF I	nterrupts	780
15.6	Usage	Notes	781
	15.6.1	SCFTDR Writing and TDFE Flag	781
	15.6.2	SCFRDR Reading and RDF Flag	781
	15.6.3	Restriction on DMAC Usage	782
		Break Detection and Processing	
	1565	Sending a Break Signal	782



	15.6.6	Receive Data Sampling Timing and Receive Margin (Asynchronous Mo	de)783
Sect	ion 16	I <sup>2</sup> C Bus Interface 3 (IIC3)	785
16.1	Feature	es	785
16.2	Input/C	Output Pins	787
16.3	Registe	er Descriptions	788
	16.3.1	I <sup>2</sup> C Bus Control Register 1 (ICCR1)	789
	16.3.2	I <sup>2</sup> C Bus Control Register 2 (ICCR2)	792
	16.3.3	I <sup>2</sup> C Bus Mode Register (ICMR)	794
	16.3.4	I <sup>2</sup> C Bus Interrupt Enable Register (ICIER)	796
	16.3.5	I <sup>2</sup> C Bus Status Register (ICSR)	798
	16.3.6	Slave Address Register (SAR)	801
	16.3.7	I <sup>2</sup> C Bus Transmit Data Register (ICDRT)	801
	16.3.8	I <sup>2</sup> C Bus Receive Data Register (ICDRR)	802
	16.3.9	I <sup>2</sup> C Bus Shift Register (ICDRS)	802
	16.3.10	NF2CYC Register (NF2CYC)	803
16.4	Operat	ion	804
	16.4.1	I <sup>2</sup> C Bus Format	804
	16.4.2	Master Transmit Operation	805
	16.4.3	Master Receive Operation.	807
	16.4.4	Slave Transmit Operation	809
	16.4.5	Slave Receive Operation	812
	16.4.6	Clocked Synchronous Serial Format	814
	16.4.7	Noise Filter	818
	16.4.8	Example of Use	819
16.5	Interru	pt Requests	823
16.6	Bit Syr	nchronous Circuit	824
16.7	Usage	Notes	825
Sect	ion 17	A/D Converter (ADC)	827
17.1	Feature	es	827
17.2	Input/C	Output Pins	829
17.3	Registe	er Descriptions	830
	17.3.1	A/D Data Registers A to H (ADDRA to ADDRH)	831
	17.3.2	A/D Control/Status Register (ADCSR)	832
	17.3.3	A/D0, A/D1 Control Register (ADCR)	836
17.4	Operat	ion	837
	17.4.1	Single Mode	837
	17.4.2	Multi Mode	840
	17.4.3	Scan Mode	842

	17.4.4	Simultaneous Sampling Operation	845
	17.4.5	A/D Converter Activation by External Trigger, MTU2, or MTU2S	845
	17.4.6	Input Sampling and A/D Conversion Time	845
	17.4.7	External Trigger Input Timing	847
17.5	Interru	pt Sources and DMAC Transfer Request	848
17.6	Definit	ions of A/D Conversion Accuracy	849
17.7	Usage	Notes	850
	17.7.1	Module Standby Mode Setting	850
	17.7.2	Setting Analog Input Voltage	850
	17.7.3	Notes on Board Design	850
	17.7.4	Processing of Analog Input Pins	851
	17.7.5	Permissible Signal Source Impedance	852
	17.7.6	Influences on Absolute Precision	853
Sect	ion 18	D/A Converter (DAC)	855
18.1		es	
18.2	Input/C	Output Pins	856
18.3	Registe	er Descriptions	857
	18.3.1	D/A Data Registers 0 and 1 (DADR0 and DADR1)	857
	18.3.2	D/A Control Register (DACR)	858
18.4		ion	
18.5	Usage	Notes	861
	18.5.1	Module Standby Mode Setting	861
	18.5.2	D/A Output Hold Function in Software Standby Mode	861
	18.5.3	Setting Analog Input Voltage	861
Sect	ion 19	Pin Function Controller (PFC)	863
19.1		2S	
19.2	Registe	er Descriptions	868
	19.2.1	Port A I/O Registers H, L (PAIORH, PAIORL)	870
		Port A Control Registers H1 to H3, L1 to L4	
		(PACRH1 to PACRH3, PACRL1 to PACRL4)	871
	19.2.3	Port B I/O Register (PBIOR)	884
	19.2.4	Port B Control Registers 1 to 3 (PBCR1 to PBCR3)	884
		Port C I/O Register L (PCIORL)	
	19.2.6	Port C Control Register L1 (PCCRL1)	889
		Port D I/O Registers H, L (PDIORH, PDIORL)	
		Port D Control Registers H1 to H4, L3, L4,	
		(PDCRH1 to PDCRH4, PDCRL3, PDCRL4)	892
	19 2 9	Port F I/O Registers H. I. (PFIORH PFIORI.)	918



	19.2.10	) Port E Control Registers H1, L1 to L4 (PECRH1, PECRL1 to PECRL4)	919			
	19.2.11	IRQOUT Function Control Register (IFCR)	928			
19.3	Switching of Functions in Each Pin					
	19.3.1	Ports A, B, C, D, and E	929			
	19.3.2	Port F	935			
19.4	Usage	Notes	935			
Sect	ion 20	I/O Ports	937			
20.1	Feature	es	937			
20.2	Port A		938			
	20.2.1	Register Descriptions	939			
	20.2.2	Port A Data Registers H, L (PADRH, PADRL)	939			
	20.2.3	Port A Port Registers H, L (PAPRH, PAPRL)	943			
20.3	Port B		945			
	20.3.1	Register Descriptions	945			
	20.3.2	Port B Data Register (PBDR)	946			
		Port B Port Register (PBPR)				
20.4	Port C		949			
	20.4.1	Register Descriptions	949			
	20.4.2	Port C Data Register L (PCDRL)	950			
		Port C Port Register L (PCPRL)				
20.5						
	20.5.1	Register Descriptions	952			
	20.5.2	Port D Data Registers H, L (PDDRH, PDDRL)	953			
		Port D Port Registers H, L (PDPRH, PDPRL)				
20.6						
	20.6.1	Register Descriptions	958			
		Port E Data Registers H, L (PEDRH, PEDRL)				
		Port E Port Registers H, L (PEPRH, PEPRL)				
20.7						
		Register Descriptions				
		Port F Data Register (PFDR)				
20.8		Notes				
Sect	ion 21	On-Chip RAM	967			
21.1		es				
		Notes				
<b></b>	_	Page Conflict				
		RAME and RAMWE Bits				

Sect	ion 22	Power-Down Modes	969					
22.1	Feature	es	969					
	22.1.1	Power-Down Modes	969					
22.2	Registe	Register Descriptions						
	22.2.1	Standby Control Register (STBCR)	972					
	22.2.2	Standby Control Register 2 (STBCR2)	973					
	22.2.3	Standby Control Register 3 (STBCR3)	974					
	22.2.4	Standby Control Register 4 (STBCR4)	976					
	22.2.5	5 System Control Register 1 (SYSCR1)						
	22.2.6	System Control Register 2 (SYSCR2)	980					
22.3	Operat	ion	982					
	22.3.1	Sleep Mode	982					
	22.3.2	Software Standby Mode	982					
	22.3.3	Software Standby Mode Application Example	985					
	22.3.4	Module Standby Function	986					
22.4	Usage	Notes	987					
Sect	ion 23	High-Performance User Debugging Interface (H-UDI)	989					
23.1		es						
23.2		Output Pins						
23.3	_	er Descriptions						
	23.3.1	Bypass Register (SDBPR)	991					
		Instruction Register (SDIR)						
23.4	Operat	ion	993					
	23.4.1	TAP Controller	993					
	23.4.2	Reset Configuration	994					
	23.4.3	TDO Output Timing	994					
	23.4.4	H-UDI Reset	995					
	23.4.5	H-UDI Interrupt	995					
23.5	Usage	Notes	996					
Sect	ion 24	List of Registers	997					
24.1		ter Addresses						
	U	nctional module, in order of the corresponding section numbers)	998					
24.2		er Bits						
24.3	_	er States in Each Operating Mode						
Sect	ion 25	Electrical Characteristics	1059					
25.1		ite Maximum Ratings						
25.2	2 Power-on/Power-off Sequence							



25.3	DC Characteristics	1061
25.4	AC Characteristics	1066
	25.4.1 Clock Timing	1067
	25.4.2 Control Signal Timing	1070
	25.4.3 Bus Timing	1073
	25.4.4 UBC Trigger Timing	1108
	25.4.5 DMAC Module Timing	1108
	25.4.6 MTU2, MTU2S Module Timing	1110
	25.4.7 POE2 Module Timing	1111
	25.4.8 Watchdog Timer Timing	1111
	25.4.9 SCIF Module Timing	1112
	25.4.10 IIC3 Module Timing	1113
	25.4.11 A/D Trigger Input Timing	1114
	25.4.12 I/O Port Timing	
	25.4.13 H-UDI Related Pin Timing	
	25.4.14 AC Characteristics Measurement Conditions	1118
25.5	A/D Converter Characteristics	1119
25.6	D/A Converter Characteristics	1120
App	endix	1121
A.	Pin States	
B.	Product Lineup	1126
C.	Package Dimensions	
Mair	n Revisions and Additions in this Edition	1129
Inde	X	1145

# Section 1 Overview

## **1.1 SH7206** Features

This LSI is a single-chip RISC (Reduced Instruction Set Computer) microprocessor that integrates a Renesas Technology original RISC CPU core with peripheral functions required for system configuration.

The CPU in this LSI has a RISC-type instruction set and uses a superscalar architecture and a Harvard architecture, which greatly improves instruction execution speed. In addition, the 32-bit internal-bus architecture enhances data processing power. With this CPU, it has become possible to assemble low-cost, high-performance, and high-functioning systems, even for applications that were previously impossible with microprocessors, such as realtime control, which demands high speeds.

In addition, this LSI includes on-chip peripheral functions necessary for system configuration, such as a cache, a large-capacity RAM, a direct memory access controller (DMAC), multifunction timer pulse units 2 (MTU2 and MTU2S), a serial communication interface with FIFO (SCIF), an A/D converter, a D/A converter, an interrupt controller (INTC), I/O ports, and I<sup>2</sup>C bus interface 3 (IIC3).

This LSI also provides an external memory access support function to enable direct connection to various memory devices or peripheral LSIs.

These on-chip functions significantly reduce costs of designing and manufacturing application systems.

Furthermore, I/O pins in this LSI have weak keeper circuits that prevent the pin voltage from entering an intermediate potential range. Therefore, no external circuits to fix the input level are required, which reduces the parts number considerably.

The features of this LSI are listed in table 1.1.



#### Table 1.1 SH7206 Features

#### Items

#### **Specification**

#### **CPU**

- Renesas Technology original SuperH architecture
- Compatible with SH-1 and SH-2 at object code level
- 32-bit internal data bus
- Support of an abundant register-set
  - Sixteen 32-bit general registers
  - Four 32-bit control registers
  - Four 32-bit system registers
  - Register bank for high-speed response to interrupts
- RISC-type instruction set (upward compatible with SH series)
  - Instruction length: 16-bit fixed-length basic instructions for improved code efficiency and 32-bit instructions for high performance and usability
  - Load/store architecture
  - Delayed branch instructions
  - Instruction set based on C language
- Superscalar architecture to execute two instructions at one time
- Instruction execution time: Up to two instructions/cycle
- Address space: 4 Gbytes
- Internal multiplier
- Five-stage pipeline
- Harvard architecture



Items	Specification
Cache memory	Instruction cache: 8 Kbytes
	Operand cache: 8 Kbytes
	<ul> <li>128-entry, 4-way set associative, 16-byte block length configuration each for the instruction cache and operand cache</li> </ul>
	Write-back, write-through, LRU replacement algorithm
	<ul> <li>Cache lock function available (only for operand cache); ways 2 and 3 can be locked</li> </ul>
Interrupt controller (INTC)	<ul> <li>Seventeen external interrupt pins (NMI, IRQ7 to IRQ0, and PINT7 to PINT0)</li> </ul>
	On-chip peripheral interrupts: Priority level set for each module
	16 priority levels available
	<ul> <li>Register bank enabling fast register saving and restoring in interrupt processing</li> </ul>
Bus state controller (BSC)	<ul> <li>Address space divided into nine areas (0 to 8), each a maximum of 64 Mbytes</li> </ul>
	The following features settable for each area independently
	<ul><li>Bus size (8, 16, or 32 bits): Available sizes depend on the area.</li></ul>
	<ul> <li>Number of access wait cycles (different wait cycles can be</li> </ul>
	specified for read and write access cycles in some areas)
	<ul> <li>Idle wait cycle insertion (between same area access cycles or different area access cycles)</li> </ul>
	<ul> <li>Specifying the memory to be connected to each area enables direct connection to SRAM, SRAM with byte selection, SDRAM, and burst ROM (clocked synchronous or asynchronous). The address/data multiplexed I/O (MPX) interface and burst MPX-I/O interface are also available.</li> </ul>
	<ul> <li>PCMCIA interface</li> </ul>
	<ul> <li>Outputs a chip select signal (<del>CS0</del> to <del>CS8</del>) according to the target area (<del>CS</del> assert or negate timing can be selected by software)</li> </ul>
	SDRAM refresh
	Auto refresh or self refresh mode selectable
	SDRAM burst access



Items	Specification			
Direct memory access	Eight channels; external request available for four of them			
controller (DMAC)	Can be activated by on-chip peripheral modules			
	Burst mode and cycle steal mode			
	<ul> <li>Intermittent mode available (16 and 64 cycles supported)</li> </ul>			
	Transfer information can be automatically reloaded			
Clock pulse generator (CPG)	Clock mode: Input clock can be selected from external input (EXTAL or CKIO) or crystal resonator			
	• Input clock can be multiplied by 16 (max.) by the internal PLL circuit			
	Four types of clocks generated:			
	— CPU clock: Maximum 200 MHz			
	<ul><li>— Bus clock: Maximum 66 MHz</li></ul>			
	<ul><li>Peripheral clock: Maximum 33 MHz</li></ul>			
	— MTU clock: Maximum 100 MHz			
Watchdog timer	On-chip one-channel watchdog timer			
(WDT)	A counter overflow can reset the LSI			
Power-down modes	Three power-down modes provided to reduce the current consumption in this LSI			
	— Sleep mode			
	<ul> <li>Software standby mode</li> </ul>			
	<ul> <li>Module standby mode</li> </ul>			



<ul> <li>Multi-function timer pulse unit 2 (MTU2)</li> <li>Maximum 16 lines of pulse input/output and 3 lines of pulse input/output and 3 lines of pulse input based on six channels of 16-bit timers</li> <li>21 output compare and input capture registers</li> <li>Input capture function</li> </ul>	out
21 output compare and input capture registers	
<ul> <li>Input capture function</li> </ul>	
• •	
Pulse output modes	
One shot, toggle, PWM, complementary PWM, and reset- synchronized PWM modes	
<ul> <li>Synchronization of multiple counters</li> </ul>	
<ul> <li>Complementary PWM output mode</li> </ul>	
<ul> <li>Non-overlapping waveforms output for 3-phase inverter con</li> </ul>	ntrol
<ul> <li>— Automatic dead time setting</li> </ul>	
<ul> <li>— 0% to 100% PWM duty value specifiable</li> </ul>	
<ul> <li>— A/D conversion delaying function</li> </ul>	
<ul> <li>Interrupt skipping at crest or trough</li> </ul>	
<ul> <li>Reset-synchronized PWM mode</li> </ul>	
Three-phase PWM waveforms in positive and negative phases output with a required duty value	can be
Phase counting mode	
Two-phase encoder pulse counting available	
Multi-function timer • Subset of MTU2, included in channels 3 to 5	
pulse unit 2S (MTU2S) • Operating at 100 MHz max.	
Port output enable 2 • High-impedance control of high-current pins at a falling edge of level input on the POE pin	r low-
Compare match timer • Two-channel 16-bit counters	
<ul> <li>(CMT)</li> <li>Four types of clock can be selected (Pφ/8, Pφ/32, Pφ/128, and</li> </ul>	Pφ/512)
<ul> <li>DMA transfer request or interrupt request can be issued when</li> </ul>	a
compare match occurs	
Serial communication • Four channels	
interface with FIFO (SCIF)  • Clocked synchronous or asynchronous mode selectable	
<ul> <li>Simultaneous transmission and reception (full-duplex commun supported</li> </ul>	ication)
Dedicated baud rate generator	
<ul> <li>Separate 16-stage FIFO registers for transmission and reception</li> </ul>	on
<ul> <li>Modem control function (in asynchronous mode)</li> </ul>	



Items	Specification				
I <sup>2</sup> C bus interface 3	One channel				
(IIC3)	Master mode and slave mode supported				
I/O ports	Input or output can be selected for each bit				
	Internal weak keeper circuit				
A/D converter (ADC)	10-bit resolution				
	Eight input channels				
	<ul> <li>Conversion can be carried out simultaneously on two channels.</li> </ul>				
	<ul> <li>A/D conversion request by the external trigger or timer trigger</li> </ul>				
D/A converter (DAC)	8-bit resolution				
	Two output channels				
User break controller	Two break channels				
(UBC)	Addresses, data values, type of access, and data size can all be set				
	as break conditions				
High-performance	E10A emulator support				
user debugging interface (H-UDI)	JTAG-standard pin assignment				
On-chip RAM	Four pages				
	128-Kbyte large-capacity memory				
Power supply voltage	Vcc: 1.15 to 1.35 V				
	• PVcc: 3.0 to 3.6 V				
Packages	• LQFP2424-176Cu (0.5 pitch)				



# 1.2 Block Diagram




Figure 1.1 Block Diagram

# 1.3 Pin Arrangement




Figure 1.2 Pin Arrangement

# 1.4 Pin Functions

**Table 1.2** Pin Functions

Classification	Symbol	I/O	Name	Function
Power supply	Vcc	I	Power supply	Power supply pins. All the Vcc pins must be connected to the system power supply. This LSI does not operate correctly if there is a pin left open.
	Vss	I	Ground	Ground pins. All the Vss pins must be connected to the system power supply (0 V). This LSI does not operate correctly if there is a pin left open.
	PVcc	I	Power supply for I/O circuits	Power supply for I/O pins. All the PVcc pins must be connected to the system power supply. This LSI does not operate correctly if there is a pin left open.
	PVss	I	Ground for I/O circuits	Ground pins for I/O pins. All the PVss pins must be connected to the system power supply (0 V). This LSI does not operate correctly if there is a pin left open.
	PLLVcc	I	Power supply for PLL	Power supply for the on-chip PLL oscillator.
	PLLVss	I	Ground for PLL	Ground pin for the on-chip PLL oscillator.
Clock	EXTAL	I	External clock	Connected to a crystal resonator. An external clock signal may also be input to the EXTAL pin.
	XTAL	0	Crystal	Connected to a crystal resonator.
	CKIO	I/O	System clock I/O	Inputs an external clock or supplies the system clock to external devices.



Classification	Symbol	I/O	Name	Function
Operating mode control	MD2, MD0	I	Mode set	Sets the operating mode. Do not change the signal levels on these pins during operation.
	MD_CLK2, MD_CLK0	I	Clock mode set	Sets the clock operating mode. Do not change the signal levels on these pins during operation.
	ASEMD	I	Debugging mode	Enables the E10A-USB emulator functions.
				Input a high level to operate the LSI in normal mode (not in debugging mode). To operate it in debugging mode, apply a low level to this pin on the user system board.
System control	RES	ı	Power-on reset	This LSI enters the power-on reset state when this signal goes low.
	MRES	ı	Manual reset	This LSI enters the manual reset state when this signal goes low.
	WDTOVF	0	Watchdog timer overflow	Outputs an overflow signal from the WDT.
	BREQ	I	Bus-mastership request	A low level is input to this pin when an external device requests the release of the bus mastership.
	BACK	0	Bus-mastership request acknowledge	Indicates that the bus mastership has been released to an external device. Reception of the BACK signal informs the device which has output the BREQ signal that it has acquired the bus.

Classification	Symbol	I/O	Name	Function
Interrupts	NMI	I	Non-maskable interrupt	Non-maskable interrupt request pin. Fix it high when not in use.
	IRQ7 to IRQ0	I	•	Maskable interrupt request pins.
			7 to 0	Level-input or edge-input detection can be selected. When the edge- input detection is selected, the rising edge, falling edge, or both edges can also be selected.
	PINT7 to PINT0	I	Interrupt requests	Maskable interrupt request pins.
			7 to 0	Only level-input detection can be selected.
	IRQOUT	Ο	Interrupt request output	Indicates that an interrupt has occurred, enabling external devices to be informed of an interrupt occurrence even while the bus mastership is released.
Address bus	A25 to A0	0	Address bus	Outputs addresses.
Data bus	D31 to D0	I/O	Data bus	Bidirectional data bus.
Bus control	CS8 to CS0	0	Chip select 8 to 0	Chip-select signals for external memory or devices.
	RD	0	Read	Indicates that data is read from an external device.
	RD/WR	0	Read/write	Read/write signal.
	BS	0	Bus start	Bus-cycle start signal.
	ĀH	0	Address hold	Address hold timing signal for the device that uses the address/data-multiplexed bus.
	FRAME	0	FRAME signal	Connected to the FRAME signal in the burst MPX-I/O interface.
	WAIT	I	Wait	Input signal for inserting a wait cycle into the bus cycles during access to the external space.
	WE0	0	Byte select	Indicates a write access to bits 7 to 0 of data of external memory or device.



Classification	Symbol	I/O	Name	Function
Bus control	WE1	0	Byte select	Indicates a write access to bits 15 to 8 of data of external memory or device.
	WE2	0	Byte select	Indicates a write access to bits 23 to 16 of data of external memory or device.
	WE3	0	Byte select	Indicates a write access to bits 31 to 24 of data of external memory or device.
	DQMLL	0	Byte select	Selects bits D7 to D0 when SDRAM is connected.
	DQMLU	0	Byte select	Selects bits D15 to D8 when SDRAM is connected.
	DQMUL	0	Byte select	Selects bits D23 to D16 when SDRAM is connected.
	DQMUU	0	Byte select	Selects bits D31 to D24 when SDRAM is connected.
	RASU, RASL	0	RAS	Connected to the RAS pin when SDRAM is connected.
	CASU, CASL	0	CAS	Connected to the CAS pin when SDRAM is connected.
	CKE	0	CK enable	Connected to the CKE pin when SDRAM is connected.
	CE1A, CE1B	0	Lower byte select for PCMCIA card	Connected to PCMCIA card select signals D7 to D0.
	CE2A, CE2B	0		Connected to PCMCIA card select signals D15 to D8.
	ICIOWR	0	Write strobe for PCMCIA I/O	Connected to the PCMCIA I/O write strobe signal.
	ICIORD	0	Read strobe for PCMCIA I/O	Connected to the PCMCIA I/O read strobe signal.
	WE	0	Write strobe for PCMCIA memory	Connected to the PCMCIA memory write strobe signal.
	IOIS16	I	PCMCIA dynamic bus sizing	Fix it low.
	REFOUT	0	Refresh request	Request signal for refresh execution.



Classification	Symbol	I/O	Name	Function			
Direct memory access controller	DREQ3 to DREQ0	l	DMA-transfer request	Input pins to receive external requests for DMA transfer.			
(DMAC)	DACK3 to DACK0	0	DMA-transfer request accept	Output pins for signals indicating acceptance of external requests from external devices.			
	TEND1, TEND0	0	DMA-transfer end output	Output pins for DMA transfer end.			
Multi-function timer pulse unit 2 (MTU2)	TCLKA, TCLKB, TCLKC, TCLKD	I	MTU2 timer clock input	External clock input pins for the timer.			
	TIOC0A, TIOC0B, TIOC0C, TIOC0D	I/O	MTU2 input capture/output compare (channel 0)	The TGRA_0 to TGRD_0 input capture input/output compare output/PWM output pins.			
	TIOC1A, TIOC1B	I/O	MTU2 input capture/output compare (channel 1)	The TGRA_1 and TGRB_1 input capture input/output compare output/PWM output pins.			
	TIOC2A, TIOC2B	I/O	MTU2 input capture/output compare (channel 2)	The TGRA_2 and TGRB_2 input capture input/output compare output/PWM output pins.			
	TIOC3A, TIOC3B, TIOC3C, TIOC3D	I/O	MTU2 input capture/output compare (channel 3)	The TGRA_3 to TGRD_3 input capture input/output compare output/PWM output pins.			
	TIOC4A, TIOC4B, TIOC4C, TIOC4D	I/O	MTU2 input capture/output compare (channel 4)	The TGRA_4 and TGRB_4 input capture input/output compare output/PWM output pins.			
	TIOC5U, TIOC5V, TIOC5W	I	MTU2 input capture (channel 5)	The TGRU_5, TGRV_5, and TGRW_5 input capture input/dead time compensation input pins.			



Classification	Symbol	I/O	Name	Function
Multi-function timer pulse unit 2S (MTU2S)	TIOC3AS, TIOC3BS, TIOC3CS, TIOC3DS	I/O	MTU2S input capture/output compare (channel 3)	The TGRA_3S to TGRD_3S input capture input/output compare output/PWM output pins.
	TIOC4AS, TIOC4BS, TIOC4CS, TIOC4DS	I/O	MTU2S input capture/output compare (channel 4)	The TGRA_4S and TGRB_4S input capture input/output compare output/PWM output pins.
	TIOC5US, TIOC5VS, TIOC5WS	I	MTU2S input capture (channel 5)	The TGRU_5S, TGRV_5S, and TGRW_5S input capture input/dead time compensation input pins.
Port output enable 2 (POE2)	POE8, POE3 to POE0	I	Port output control	Request signal input to place the MTU2 high-current pins in the high impedance state.
	POE7 to POE4	I	Port output control	Request signal input to place the MTU2S high-current pins in the high impedance state.
Serial communication	TxD3 to TxD0	0	Transmit data	Data output pins.
interface with	RxD3 to RxD0	I	Receive data	Data input pins.
FIFO (SCIF)	SCK3 to SCK0	I/O	Serial clock	Clock input/output pins.
	RTS3	0	Transmit request	Modem control pin.
	CTS3	I	Transmit enable	Modem control pin.
I <sup>2</sup> C bus	SCL	I/O	Serial clock pin	Serial clock input/output pin.
interface 3 (IIC3)	SDA	I/O	Serial data pin	Serial data input/output pin.
A/D converter	AN7 to AN0	I	Analog input pins	Analog input pins.
(ADC)	ADTRG	I	A/D conversion trigger input	External trigger input pin for starting A/D conversion.
D/A converter (DAC)	DA1, DA0	0	Analog output pins	Analog output pins.
Common to analog-related	AVcc	1	Analog power supply	Power supply pins for the A/D converter and D/A converter.
items	AVss	1	Analog ground	Ground pins for the A/D converter and D/A converter.
	AVref		Analog reference voltage	Analog reference voltage pins for the A/D converter and D/A converter.



Classification	Symbol	I/O	Name	Function
I/O ports	PA25 to PA16, PA13 to PA11, PA9 to PA0	I/O	General port	23-bit general input/output port pins.
	PB9, PB5, PB4	I/O	General port	3-bit general input/output port pins.
	PB3, PB2	I	General port	2-bit general input port pins.
	PC1, PC0	I/O	General port	2-bit general input/output port pins.
	PD31 to PD8	I/O	General port	24-bit general input/output port pins.
	PE15 to PE0	I/O	General port	16-bit general input/output port pins.
	PF7 to PF0	ı	General port	8-bit general input port pins.
High-performance	TCK	I	Test clock	Test-clock input pin.
user debugging interface	TMS		Test mode select	Test-mode select signal input pin.
(H-UDI)	TDI	I	Test data input	Serial input pin for instructions and data.
	TDO	0	Test data output	Serial output pin for instructions and data.
	TRST	I	Test reset	Initialization-signal input pin.
Emulator interface	AUDATA3 to AUDATA0	0	AUD data	Branch source or destination address output pins.
	AUDCK	0	AUD clock	Sync-clock output pin.
	AUDSYNC	0	AUD sync signal	Data start-position acknowledge- signal output pin.
	ASEBRKAK	0	Break mode acknowledge	Indicates that the E10A-USB emulator has entered its break mode.
	ASEBRK		Break request	E10A-USB emulator break input pin.
	ASEBCK	0	ASECK output	Outputs the trace clock of the E10A-USB emulator.
User break controller (UBC)	UBCTRG	0	User break trigger output	Trigger output pin for UBC condition match.



# 1.5 List of Pins

**Table 1.3** List of Pins

	Function	າ 1	Functio	n 2	Functio	n 3	Function	n 4	Function	n 5			I/O Buffer
Pin NO.	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Pin Name	1/0	Pin Name	I/O	Weak keeper	Pull-up	Simplified Diagram
1	RD	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
2	PA8	I/O	TCLKC	l(s)	IRQ2	l(s)	_	_	RD/WR	0	Yes		Figure 1.14
3	PVss												
4	PC1	I/O	A1	0	_	_	—	_	_	_	Yes		Figure 1.12
5	A2	0	_	_	_	_	—	_	_	_	Yes		Figure 1.9
6	А3	0	_	_	_	—	_	_	_	_	Yes		Figure 1.9
7	A4	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
8	<b>A</b> 5	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
9	A6	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
10	A7	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
11	A8	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
12	A9	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
13	Vcc												
14	Vss												
15	PVss												
16	PVcc												
17	A10	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
18	A11	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
19	A12	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
20	A13	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
21	A14	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
22	A15	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
23	A16	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
24	Vcc												
25	Vss												
26	A17	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
27	A18	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
28	A19	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9

	Function	n 1	Functio	n 2	Functio	n 3	Function	n 4	Function	า 5			I/O Buffer
Pin NO.	Pin Name	I/O	Pin Name	1/0	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Weak keeper	Pull-up	Simplified Diagram
29	A20	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
30	PA18	I/O	BREQ	I	TEND0	0	_	_	PINT2	l(s)	Yes		Figure 1.14
31	PVcc												
32	CKIO	I/O	_	_	_	_	_	_	_	_			Figure 1.11
33	PVss												
34	PLLVss												
35	PLLVcc												
36	PVcc												
37	RES	l(s)	_	_	_	_	_	_	_	_			Figure 1.4
38	PVss												
39	XTAL	0	_	_	_	_	_	_	_	_			Figure 1.3
40	EXTAL	ı	-	_	_	_	_	_	_	_			Figure 1.3
41	PVss												
42	PVcc												
43	NMI	l(s)	_	_	_	_	_	_	_	_			Figure 1.5
44	PVss												
45	PVss												
46	PB9	I/O	IRQ7	l(s)	A21	0	ADTRG	I	POE8	l(s)	Yes		Figure 1.14
47	PA5	I/O	SCK1	I(s)/O	DREQ1	ı	IRQ1	l(s)	A22	0	Yes		Figure 1.14
48	PA4	I/O	TxD1	0	_	_	_	_	A23	0	Yes		Figure 1.12
49	PA3	I/O	RxD1	l(s)	_	_	_	_	A24	0	Yes		Figure 1.14
50	PA2	I/O	SCK0	I(s)/O	DREQ0	Ι	IRQ0	l(s)	A25	0	Yes		Figure 1.14
51	PC0	I/O	A0	0	_	_	_	_	_	_	Yes		Figure 1.12
52	PE16	I/O	_	_	_	_	_	_	CS8	0	Yes		Figure 1.12
53	PE15	I/O	TIOC4D	I(s)/O	DACK1	0	IRQOUT/ REFOUT	0	CKE	0	Yes		Figure 1.14
54	MD_CLK2	l(s)	-	_	_	_	_	_	_	_			Figure 1.4
55	MD_CLK0	l(s)	_	_	_	_	_	_	_	_			Figure 1.4
56	Vss												
57	Vcc												
58	MD2	l(s)	_	_	_	_	_	_	_	_			Figure 1.4



	Function	n 1	Functio	on 2	Functio	n 3	Function	n 4	Function	า 5			I/O Buffer
Pin NO.	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Pin Name	<b>I</b> /O	Pin Name	I/O	Weak keeper	Pull-up	Simplified Diagram
59	MD0	l(s)	_	_	_	_	_	-	_	_			Figure 1.4
60	PA9	I/O	TCLKD	l(s)	IRQ3	l(s)	FRAME	0	CKE	0	Yes		Figure 1.14
61	PE9	I/O	ТІОСЗВ	I(s)/O	SCK3	I(s)/O	RTS3	I/O	_	_	Yes		Figure 1.14
62	PA17	I/O	WAIT	ı	DACK2	0	_	_	_	_	Yes		Figure 1.12
63	PVcc												
64	PVss												
65	PVss												
66	PE13	I/O	TIOC4B	I(s)/O	MRES	l(s)	_	_	_	_	Yes		Figure 1.14
67	CS0	0	_	_	_	_	_	_	_	_	Yes		Figure 1.9
68	PA11	I/O	CS1	0	_	_	POE5	l(s)	_	_	Yes		Figure 1.14
69	PE8	I/O	TIOC3A	I(s)/O	SCK2	I(s)/O		_	_	_	Yes		Figure 1.14
70	PA24	I/O	CE2A	0	DREQ3	ı	PINT6	l(s)	_	_	Yes		Figure 1.14
71	PA25	I/O	CE2B	0	DACK3	0	PINT7	l(s)	POE8	l(s)	Yes		Figure 1.14
72	PB3	l(s)	IRQ1	l(s)	POE1	l(s)	SDA	I(s)/ O(o)	_	_			Figure 1.13
73	PB2	l(s)	IRQ0	l(s)	POE0	l(s)	SCL	I(s)/ O(o)	_	_			Figure 1.13
74	PE7	I/O	TIOC2B	I(s)/O	RxD2	l(s)	BS	0	UBCTRG	0		Yes	Figure 1.16
75	PE0	I/O	TIOC0A	I(s)/O	DREQ0	ı	AUDCK	0	_	_	Yes		Figure 1.14
76	PVcc												
77	PVss												
78	Vss												
79	Vcc												
80	PE3	I/O	TIOC0D	I(s)/O	TEND1	0	AUDATA3	0	_	_	Yes		Figure 1.14
81	PA1	I/O	TxD0	0	_	_	PINT1	l(s)	CS5/CE1A	0	Yes		Figure 1.14
82	PE5	I/O	TIOC1B	I(s)/O	TxD3	0	AUDATA1	0	CS6/CE1B	0	Yes		Figure 1.14
83	PE1	I/O	TIOC0B	I(s)/O	TEND0	0	_	_	_	_	Yes		Figure 1.14
84	PE6	I/O	TIOC2A	I(s)/O	SCK3	I(s)/O	AUDATA0	0	CS7	0	Yes		Figure 1.14
85	PA0	I/O	RxD0	l(s)	_	_	PINT0	l(s)	CS4	0	Yes		Figure 1.14
86	PE4	I/O	TIOC1A	I(s)/O	RxD3	l(s)	AUDATA2	0	IOIS16	ı	Yes		Figure 1.14
87	PE2	I/O	TIOC0C	I(s)/O	DREQ1	ı	_	_	_	_	Yes		Figure 1.14

	Function	n 1	Functio	on 2	Functio	n 3	Function	n 4	Function	n 5			I/O Buffer
Pin NO.	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Weak keeper	Pull-up	Simplified Diagram
88	PE14	I/O	TIOC4C	I(s)/O	DACK0	I/O	_	_	WE3/ DQMUU/AH/ ICIOWR	0	Yes		Figure 1.14
89	AVss												
90	PF0	ı	AN0	l(a)	—	_	_	_	_	_			Figure 1.17
91	PF1	ı	AN1	l(a)	_	_	_	_	_	_			Figure 1.17
92	PF2	ı	AN2	l(a)	_	_	_	_	_	_			Figure 1.17
93	PF3	ı	AN3	l(a)	_	_	_	_	_	_			Figure 1.17
94	PF4	ı	AN4	l(a)	_	_	_	_	_	_			Figure 1.17
95	PF5	ı	AN5	l(a)	_	_	_	_	_	_			Figure 1.17
96	PF6	ı	AN6	l(a)	DA0	O(a)	_	_	—	_			Figure 1.18
97	PF7	ı	AN7	l(a)	DA1	O(a)	_		_	_			Figure 1.18
98	AVref												
99	AVcc												
100	PE10	I/O	TIOC3C	I(s)/O	TxD2	0	_		_	_	Yes		Figure 1.14
101	Vcc												
102	Vss												
103	PE11	I/O	TIOC3D	I(s)/O	RxD3	l(s)	CTS3	I(s)/O	_	_	Yes		Figure 1.14
104	ASEBRKAK/ ASEBRK	I(s)/O	_	_	_	_	_	—	_	_		Yes	Figure 1.15
105	PE12	I/O	TIOC4A	I(s)/O	TxD3	0	_	_	_	-	Yes		Figure 1.14
106	WDTOVF	0	_	_	_	_	_	_	_	_		Yes	Figure 1.10
107	ASEBCK	0	_	_	_	_	_	_	_	_			Figure 1.8
108	PVcc												
109	PA19	I/O	BACK	0	TEND1	0	_	_	PINT3	l(s)	Yes		Figure 1.14
110	TCK	ı	_	_	_	_	_	_	_	_		Yes	Figure 1.7
111	TRST	l(s)	_	_	_	_	_	<u> </u>	_	_		Yes	Figure 1.6
112	TDI	ı	_	_	_	_	_	_	_	_		Yes	Figure 1.7
113	PVss												
114	Vss												
115	Vcc												



	Function	n 1	Functio	on 2	Functio	n 3	Functio	n 4	Function	า 5			I/O Buffer
Pin NO.	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Pin Name	1/0	Pin Name	I/O	Weak keeper	Pull-up	Simplified Diagram
116	TMS	ı	_	_	_	_	_	<u> </u>	_	_		Yes	Figure 1.7
117	PVcc												
118	PVss												
119	ASEMD	l(s)	_	_	_	_	_	<del>-</del>	_	_			Figure 1.4
120	TDO	0	_	_	_	_	_	<u> </u>	_	_			Figure 1.8
121	PD31	I/O	D31	I/O	ADTRG	I	TIOC3AS	I(s)/O	_	_	Yes		Figure 1.14
122	PD30	I/O	D30	I/O	IRQOUT/ REFOUT	0	TIOC3CS	I(s)/O	_	_	Yes		Figure 1.14
123	PD29	I/O	D29	I/O	CS3	0	TIOC3BS	I(s)/O	_	_	Yes		Figure 1.14
124	PD28	I/O	D28	I/O	CS2	0	TIOC3DS	I(s)/O	_	_	Yes		Figure 1.14
125	PVcc												
126	PVss												
127	PD27	I/O	D27	I/O	DACK1	0	TIOC4AS	I(s)/O	_	_	Yes		Figure 1.14
128	PD26	I/O	D26	I/O	DACK0	0	TIOC4BS	I(s)/O	_	_	Yes		Figure 1.14
129	PD25	I/O	D25	I/O	DREQ1	ı	TIOC4CS	I(s)/O	_	_	Yes		Figure 1.14
130	PD24	I/O	D24	I/O	DREQ0	ı	TIOC4DS	I(s)/O	_	_	Yes		Figure 1.14
131	PVcc												
132	PD23	I/O	D23	I/O	IRQ7	l(s)	_	<u> </u>	AUDSYNC	0	Yes		Figure 1.14
133	PVss												
134	PD22	I/O	D22	I/O	IRQ6	l(s)	TIC5US	l(s)	AUDCK	0	Yes		Figure 1.14
135	PD21	I/O	D21	I/O	IRQ5	l(s)	TIC5VS	l(s)	_	_	Yes		Figure 1.14
136	PD20	I/O	D20	I/O	IRQ4	l(s)	TIC5WS	l(s)	_	_	Yes		Figure 1.14
137	PD19	I/O	D19	I/O	IRQ3	l(s)	POE7	l(s)	AUDATA3	0	Yes		Figure 1.14
138	PD18	I/O	D18	I/O	IRQ2	l(s)	POE6	l(s)	AUDATA2	0	Yes		Figure 1.14
139	PD17	I/O	D17	I/O	IRQ1	l(s)	POE5	l(s)	AUDATA1	0	Yes		Figure 1.14
140	PD16	I/O	D16	I/O	IRQ0	l(s)	POE4	l(s)	AUDATA0	0	Yes		Figure 1.14
141	PD15	I/O	D15	I/O	_	_	TIOC4DS	I(s)/O	_	_	Yes		Figure 1.14
142	PD14	I/O	D14	I/O	_	_	TIOC4CS	I(s)/O	_	_	Yes		Figure 1.14
143	PD13	I/O	D13	I/O	_	_	TIOC4BS	I(s)/O	_	_	Yes		Figure 1.14
144	Vss												
145	Vcc												

	Function	າ 1	Functio	n 2	Functio	n 3	Functio	n 4	Function	า 5			I/O Buffer
Pin NO.	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Weak keeper	Pull-up	Simplified Diagram
146	PD12	I/O	D12	I/O	_	_	TIOC4AS	I(s)/O	_	_	Yes		Figure 1.14
147	PVss												
148	PD11	I/O	D11	I/O	—	_	TIOC3DS	I(s)/O	—	_	Yes		Figure 1.14
149	PVcc												
150	PD10	I/O	D10	I/O	_	_	TIOC3CS	I(s)/O	_	_	Yes		Figure 1.14
151	PD9	I/O	D9	I/O	_	—	TIOC3BS	I(s)/O	_	_	Yes		Figure 1.14
152	PD8	I/O	D8	I/O	_	_	TIOC3AS	I(s)/O	—	_	Yes		Figure 1.14
153	D7	I/O	_	_	_	_	_	_	_	_	Yes		Figure 1.12
154	D6	I/O	_	_	_	_	_	_	_	_	Yes		Figure 1.12
155	D5	I/O	_	_	_	_	_	_	—	_	Yes		Figure 1.12
156	D4	I/O	_	_	_	_	_	_	_	_	Yes		Figure 1.12
157	D3	I/O	_	_	_	_	_	_	_	_	Yes		Figure 1.12
158	Vss												
159	Vcc												
160	D2	I/O	_	_	_	_	_	_	_	_	Yes		Figure 1.12
161	D1	I/O	_	_	_	_	_	_	_	_	Yes		Figure 1.12
162	PVss												
163	PVcc												
164	D0	I/O	_	_	_	_	_	_	_	_	Yes		Figure 1.12
165	PA21	I/O	CS5/CE1A	0	CASU	0	TIC5U	l(s)	PINT5	l(s)	Yes		Figure 1.14
166	PB5	I/O	IRQ3	l(s)	POE3	l(s)	CASL	0	_	_	Yes		Figure 1.14
167	PA16	I/O	WE3/ DQMUU/ AH/ ICIOWR	0	DREQ2	I	AUDSYNC	0	CKE	0	Yes		Figure 1.12
168	PA6	I/O	TCLKA	l(s)	CS2	0	_	_	—	_	Yes		Figure 1.14
169	PA7	I/O	TCLKB	l(s)	CS3	0	_			_	Yes		Figure 1.14
170	PA23	I/O	WE3/ O DQMUU/ ĀH/ ICIOWR		_	_	TIC5W	I(s)	_	_	Yes		Figure 1.14

	Function	າ 1	Functio	n 2	Function	n 3	Function	n 4	Function	า 5			I/O Buffer
Pin NO.	Pin Name	I/O	Pin Name	1/0	Pin Name	I/O	Pin Name	I/O	Pin Name	I/O	Weak keeper	Pull-up	Simplified Diagram
171	PA22	I/O	WE2/ DQMUL/ ICIORD	0	_	_	TIC5V	l(s)	_	_	Yes		Figure 1.14
172	PA13	I/O	WE1/ DQMLU/ WE	0	_	_	POE7	l(s)	_	_	Yes		Figure 1.14
173	PA12	I/O	WE0/ DQMLL	0	_	_	POE6	l(s)	_	—	Yes		Figure 1.14
174	PB4	I/O	IRQ2	l(s)	POE2	l(s)	RASL	0	_	_	Yes		Figure 1.14
175	PA20	I/O	CS4	0	RASU	0	_	_	PINT4	l(s)	Yes		Figure 1.14
176	PVcc												

# [Legend]

(s): Schmitt

(a): Analog

Open-drain (o):




Figure 1.3 Simplified Circuit Diagram (Oscillation Buffer)




Figure 1.4 Simplified Circuit Diagram (Schmitt Input Buffer)




Figure 1.5 Simplified Circuit Diagram (Schmitt OR Input Buffer)




Figure 1.6 Simplified Circuit Diagram (Schmitt OR Input Buffer with Pull-up)




Figure 1.7 Simplified Circuit Diagram (TTL OR Input Buffer with Pull-up)




Figure 1.8 Simplified Circuit Diagram (Output Buffer with Enable)




Figure 1.9 Simplified Circuit Diagram (Output Buffer with Enable and Weak Keeper)




Figure 1.10 Simplified Circuit Diagram (Output Buffer with Enable and Pull-up)




Figure 1.11 Simplified Circuit Diagram (Bidirectional Buffer, TTL OR Input)




Figure 1.12 Simplified Circuit Diagram (Bidirectional Buffer, TTL OR Input, with Weak Keeper)




Figure 1.13 Simplified Circuit Diagram (Open-drain Output, Schmitt OR Input Buffer)




Figure 1.14 Simplified Circuit Diagram (Bidirectional Buffer, TTL OR Input, Schmitt OR Input, with Weak Keeper)




Figure 1.15 Simplified Circuit Diagram (Bidirectional Buffer, Schmitt OR Input, with Pullup)




Figure 1.16 Simplified Circuit Diagram (Bidirectional Buffer, TTL OR Input, Schmitt OR Input, with Pull-up)




Figure 1.17 Simplified Circuit Diagram (TTL OR Input, Common Buffer for A/D 2-Channel Input)




Figure 1.18 Simplified Circuit Diagram (TTL OR Input, Common Buffer for A/D 2-Channel Input and D/A Output)

# Section 2 CPU

# 2.1 Register Configuration

The register set consists of sixteen 32-bit general registers, four 32-bit control registers, and four 32-bit system registers.

# 2.1.1 General Registers

Figure 2.1 shows the general registers.

The sixteen 32-bit general registers are numbered R0 to R15. General registers are used for data processing and address calculation. R0 is also used as an index register. Several instructions have R0 fixed as their only usable register. R15 is used as the hardware stack pointer (SP). Saving and restoring the status register (SR) and program counter (PC) in exception handling is accomplished by referencing the stack using R15.

31	0
	R0*1
	R1
	R2
	R3
	R4
	R5
	R6
	R7
	R8
	R9
	R10
	R11
	R12
	R13
	R14
	R15, SP (hardware stack pointer)*2

Notes: 1. R0 functions as an index register in the indexed register indirect addressing mode and indexed GBR indirect addressing mode. In some instructions, R0 functions as a fixed source register or destination register.

2. R15 functions as a hardware stack pointer (SP) during exception processing.

Figure 2.1 General Registers



## 2.1.2 Control Registers

The control registers consist of four 32-bit registers: the status register (SR), the global base register (GBR), the vector base register (VBR), and the jump table base register (TBR).

The status register indicates instruction processing states.

The global base register functions as a base address for the GBR indirect addressing mode to transfer data to the registers of on-chip peripheral modules.

The vector base register functions as the base address of the exception handling vector area (including interrupts).

The jump table base register functions as the base address of the function table area.




Figure 2.2 Control Registers

# (1) Status Register (SR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	1	-	-	-	1	-	-	-	-	-	-	-	1	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	во	cs	-	-	1	М	Q		1[3	:0]		-	1	S	Т
Initial value:	0	0	0	0	0	0	-	-	1	1	1	1	0	0	-	-
R/W:	R	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 15	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
14	ВО	0	R/W	BO Bit
				Indicates that a register bank has overflowed.
13	CS	0	R/W	CS Bit
				Indicates that, in CLIP instruction execution, the value has exceeded the saturation upper-limit value or fallen below the saturation lower-limit value.
12 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	М	_	R/W	M Bit
8	Q	_	R/W	Q Bit
				Used by the DIV0S, DIV0U, and DIV1 instructions.
7 to 4	I[3:0]	1111	R/W	Interrupt Mask Level
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	S	_	R/W	S Bit
				Specifies a saturation operation for a MAC instruction.
0	Т	_	R/W	T Bit
				True/false condition or carry/borrow bit

# (2) Global Base Register (GBR)

GBR is referenced as the base address in a GBR-referencing MOV instruction.

# (3) Vector Base Register (VBR)

VBR is referenced as the branch destination base address in the event of an exception or an interrupt.

# (4) Jump Table Base Register (TBR)

TBR is referenced as the start address of a function table located in memory in a JSR/N@@(disp8,TBR) table-referencing subroutine call instruction.



## 2.1.3 System Registers

The system registers consist of four 32-bit registers: the high and low multiply and accumulate registers (MACH and MACL), the procedure register (PR), and the program counter (PC). MACH and MACL store the results of multiply or multiply and accumulate operations. PR stores the return address from a subroutine procedure. PC indicates the program address being executed and controls the flow of the processing.




Figure 2.3 System Registers

# (1) Multiply and Accumulate Register High (MACH) and Multiply and Accumulate Register Low (MACL)

MACH and MACL are used as the addition value in a MAC instruction, and store the result of a MAC or MUL instruction.

# (2) Procedure Register (PR)

PR stores the return address of a subroutine call using a BSR, BSRF, or JSR instruction, and is referenced by a subroutine return instruction (RTS).

# (3) Program Counter (PC)

PC indicates the address of the instruction being executed.



# 2.1.4 Register Banks

For the nineteen 32-bit registers comprising general registers R0 to R14, control register GBR, and system registers MACH, MACL, and PR, high-speed register saving and restoration can be carried out using a register bank. The register contents are automatically saved in the bank after the CPU accepts an interrupt that uses a register bank. Restoration from the bank is executed by issuing a RESBANK instruction in an interrupt processing routine.

This LSI has 15 banks. For details, see the SH-2A, SH2A-FPU Software Manual and section 5.8, Register Banks.

# 2.1.5 Initial Values of Registers

Table 2.1 lists the values of the registers after a reset.

**Table 2.1** Initial Values of Registers

Classification	Register	Initial Value
General registers	R0 to R14	Undefined
	R15 (SP)	Value of the stack pointer in the vector address table
Control registers	SR	Bits I[3:0] are 1111 (H'F), BO and CS are 0, reserved bits are 0, and other bits are undefined
	GBR, TBR	Undefined
	VBR	H'00000000
System registers	MACH, MACL, PR	Undefined
	PC	Value of the program counter in the vector address table

## 2.2 Data Formats

## 2.2.1 Data Format in Registers

Register operands are always longwords (32 bits). If the size of memory operand is a byte (8 bits) or a word (16 bits), it is changed into a longword by expanding the sign-part when loaded into a register.




Figure 2.4 Data Format in Registers

# 2.2.2 Data Formats in Memory

Memory data formats are classified into bytes, words, and longwords. Memory can be accessed in 8-bit bytes, 16-bit words, or 32-bit longwords. A memory operand of fewer than 32 bits is stored in a register in sign-extended or zero-extended form.

A word operand should be accessed at a word boundary (an even address of multiple of two bytes: address 2n), and a longword operand at a longword boundary (an even address of multiple of four bytes: address 4n). Otherwise, an address error will occur. A byte operand can be accessed at any address.

Only big-endian byte order can be selected for the data format.

Data formats in memory are shown in figure 2.5.




Figure 2.5 Data Formats in Memory



#### 2.2.3 Immediate Data Format

Byte (8-bit) immediate data is located in an instruction code. Immediate data accessed by the MOV, ADD, and CMP/EQ instructions is sign-extended and handled in registers as longword data. Immediate data accessed by the TST, AND, OR, and XOR instructions is zero-extended and handled as longword data. Consequently, AND instructions with immediate data always clear the upper 24 bits of the destination register.

20-bit immediate data is located in the code of a MOVI20 or MOVI20S 32-bit transfer instruction. The MOVI20 instruction stores immediate data in the destination register in sign-extended form. The MOVI20S instruction shifts immediate data by eight bits in the upper direction, and stores it in the destination register in sign-extended form.

Word or longword immediate data is not located in the instruction code, but rather is stored in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement.

See examples given in section 2.3.1, RISC-Type Instruction Set, Immediate Data.



## 2.3 Instruction Features

## 2.3.1 RISC-Type Instruction Set

Instructions are RISC type. This section details their functions.

## (1) 16-Bit Fixed-Length Instructions

Basic instructions have a fixed length of 16 bits, improving program code efficiency.

# (2) 32-Bit Fixed-Length Instructions

The SH-2A additionally features 32-bit fixed-length instructions, improving performance and ease of use.

## (3) One Instruction per State

Each basic instruction can be executed in one cycle using the pipeline system.

## (4) Data Length

Longword is the standard data length for all operations. Memory can be accessed in bytes, words, or longwords. Byte or word data in memory is sign-extended and handled as longword data. Immediate data is sign-extended for arithmetic operations or zero-extended for logic operations. It is also handled as longword data.

Table 2.2 Sign Extension of Word Data

SH2-A CPU		Description	Example of Other CPU	
MOV.W	@(disp,PC),R1	Data is sign-extended to 32	ADD.W	#H'1234,R0
ADD	R1,R0	bits, and R1 becomes H'00001234. It is next		
	• • • • • • • •	operated upon by an ADD		
.DATA.W	Н'1234	instruction.		

Note: @(disp, PC) accesses the immediate data.

## (5) Load-Store Architecture

Basic operations are executed between registers. For operations that involve memory access, data is loaded to the registers and executed (load-store architecture). Instructions such as AND that manipulate bits, however, are executed directly in memory.



## (6) Delayed Branch Instructions

With the exception of some instructions, unconditional branch instructions, etc., are executed as delayed branch instructions. With a delayed branch instruction, the branch is taken after execution of the instruction immediately following the delayed branch instruction. This reduces disturbance of the pipeline control when a branch is taken.

In a delayed branch, the actual branch operation occurs after execution of the slot instruction. However, instruction execution such as register updating excluding the actual branch operation, is performed in the order of delayed branch instruction  $\rightarrow$  delay slot instruction. For example, even though the contents of the register holding the branch destination address are changed in the delay slot, the branch destination address remains as the register contents prior to the change.

**Table 2.3 Delayed Branch Instructions** 

SH-2A CPU		Description	escription Example of Other CPU	
BRA	TRGET	Executes the ADD before	ADD.W	R1,R0
ADD	R1,R0	branching to TRGET.	BRA	TRGET

# (7) Unconditional Branch Instructions with No Delay Slot

The SH-2A additionally features unconditional branch instructions in which a delay slot instruction is not executed. This eliminates unnecessary NOP instructions, and so reduces the code size.

# (8) Multiply/Multiply-and-Accumulate Operations

16-bit  $\times$  16-bit  $\rightarrow$  32-bit multiply operations are executed in one to two cycles. 16-bit  $\times$  16-bit + 64-bit  $\rightarrow$  64-bit multiply-and-accumulate operations are executed in two to three cycles. 32-bit  $\times$  32-bit  $\rightarrow$  64-bit multiply and 32-bit  $\times$  32-bit  $\rightarrow$  64-bit multiply-and-accumulate operations are executed in two to four cycles.

# (9) **T Bit**

The T bit in the status register (SR) changes according to the result of the comparison. Whether a conditional branch is taken or not taken depends upon the T bit condition (true/false). The number of instructions that change the T bit is kept to a minimum to improve the processing speed.



Table 2.4 T Bit

SH-2A CPU		Description	Example of Other CPU	
CMP/GE	R1,R0	T bit is set when $R0 \ge R1$ .	CMP.W	R1,R0
BT	TRGET0	The program branches to TRGET0	BGE	TRGET0
BF	TRGET1	when R0 ≥ R1 and to TRGET1 when R0 < R1.	BLT	TRGET1
ADD	#-1,R0	T bit is not changed by ADD.	SUB.W	#1,R0
CMP/EQ	#0,R0	T bit is set when $R0 = 0$ .	BEQ	TRGET
BT	TRGET	The program branches if $R0 = 0$ .		

# (10) Immediate Data

Byte immediate data is located in an instruction code. Word or longword immediate data is not located in instruction codes but in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement.

With the SH-2A, 17- to 28-bit immediate data can be located in an instruction code. However, for 21- to 28-bit immediate data, an OR instruction must be executed after the data is transferred to a register.

**Table 2.5** Immediate Data Accessing

Classification	SH-2A CPU		Exampl	e of Other CPU
8-bit immediate	MOV	#H'12,R0	MOV.B	#H'12,R0
16-bit immediate	MOVI20	#H'1234,R0	MOV.W	#H'1234,R0
20-bit immediate	MOVI20	#H'12345,R0	MOV.L	#H'12345,R0
28-bit immediate	MOVI20S	#H'12345,R0	MOV.L	#H'1234567,R0
	OR	#H'67,R0		
32-bit immediate	MOV.L	@(disp,PC),R0	MOV.L	#H'12345678,R0
	.DATA.L	Н'12345678		

Note: @(disp, PC) accesses the immediate data.



#### (11) Absolute Address

When data is accessed by an absolute address, the absolute address value should be placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in register indirect addressing mode.

With the SH-2A, when data is referenced using an absolute address not exceeding 28 bits, it is also possible to transfer immediate data located in the instruction code to a register and to reference the data in register indirect addressing mode. However, when referencing data using an absolute address of 21 to 28 bits, an OR instruction must be used after the data is transferred to a register.

Table 2.6 Absolute Address Accessing

Classification	SH-2A CPU		Exampl	e of Other CPU
Up to 20 bits	MOVI20	#H'12345,R1	MOV.B	@н'12345,R0
	MOV.B	@R1,R0		
21 to 28 bits	MOVI20S	#H'12345,R1	MOV.B	@н'1234567,R0
	OR	#H'67,R1		
	MOV.B	@R1,R0		
29 bits or more	MOV.L	@(disp,PC),R1	MOV.B	@H'12345678,R0
	MOV.B	@R1,R0		
	.DATA.L	н'12345678		

# (12) 16-Bit/32-Bit Displacement

When data is accessed by 16-bit or 32-bit displacement, the displacement value should be placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in the indexed indirect register addressing mode.

**Table 2.7 Displacement Accessing** 

Classification	SH-2A CPU		Exampl	e of Other CPU
16-bit displacement	MOV.W	@(disp,PC),R0	MOV.W	@(H'1234,R1),R2
	MOV.W	@(R0,R1),R2		
	.DATA.W	Н'1234		



# 2.3.2 Addressing Modes

Addressing modes and effective address calculation are as follows:

**Table 2.8 Addressing Modes and Effective Addresses** 

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Register direct	Rn	The effective address is register Rn. (The operand is the contents of register Rn.)	_
Register indirect	@Rn	The effective address is the contents of register Rn.  Rn  Rn	Rn
Register indirect	@Rn+	The effective address is the contents of register Rn.	Rn
with post- increment		A constant is added to the contents of Rn after the instruction is executed. 1 is added for a byte operation, 2 for a word operation, and 4 for a language operation.	(After instruction execution)
	longword operation.  Rn  Rn  Rn	Byte: $Rn + 1 \rightarrow Rn$	
		1/2/4 The state of	Word: $Rn + 2 \rightarrow Rn$
		172/4	Longword: $Rn + 4 \rightarrow Rn$
Register indirect with pre-	@-Rn	The effective address is the value obtained by subtracting a constant from Rn. 1 is subtracted for	Byte: Rn – 1 → Rn
decrement		a byte operation, 2 for a word operation, and 4 for a longword operation.	Word: $Rn - 2 \rightarrow Rn$
		Rn - 1/2/4   Rn - 1/2/4	Longword: $Rn - 4 \rightarrow Rn$ (Instruction is executed with Rn after this calculation)

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Register indirect with displacement	@(disp:4, Rn)	The effective address is the sum of Rn and a 4-bit displacement (disp). The value of disp is zero-extended, and remains unchanged for a byte operation, is doubled for a word operation, and is quadrupled for a longword operation.  Rn  disp (zero-extended)  Rn + disp × 1/2/4	Byte: Rn + disp Word: Rn + disp × 2 Longword: Rn + disp × 4
Register indirect with displacement	@(disp:12, Rn)	The effective address is the sum of Rn and a 12-bit displacement (disp). The value of disp is zero-extended.  Rn  Rn + disp  (zero-extended)	Byte: Rn + disp Word: Rn + disp Longword: Rn + disp
Indexed register indirect	@(R0,Rn)	The effective address is the sum of Rn and R0.  Rn  Rn + R0	Rn + R0
GBR indirect with displacement	@(disp:8, GBR)	The effective address is the sum of GBR value and an 8-bit displacement (disp). The value of disp is zero-extended, and remains unchanged for a byte operation, is doubled for a word operation, and is quadrupled for a longword operation.  GBR  GBR  GBR  (zero-extended)  GBR  Hisp × 1/2/4	Byte: GBR + disp Word: GBR + disp × 2 Longword: GBR + disp × 4

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Indexed GBR indirect	@(R0, GBR)	The effective address is the sum of GBR value and R0.	GBR + R0
		+ GBR + R0	
TBR duplicate indirect with displacement	@@ (disp:8, TBR)	The effective address is the sum of TBR value and an 8-bit displacement (disp). The value of disp is zero-extended, and is multiplied by 4.	Contents of address (TBR + disp × 4)
		disp (zero-extended) + disp × 4  (TBR + disp × 4)	
PC indirect with displacement	@(disp:8, PC)	The effective address is the sum of PC value and an 8-bit displacement (disp). The value of disp is zero-extended, and is doubled for a word operation, and quadrupled for a longword operation. For a longword operation, the lowest two bits of the PC value are masked.  PC  (for longword)  PC + disp × 2  or PC & H'FFFFFFC  disp (zero-extended)	Word: PC + disp × 2  Longword: PC & H'FFFFFFFC + disp × 4

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
PC relative	disp:8	The effective address is the sum of PC value and the value that is obtained by doubling the sign-extended 8-bit displacement (disp).	PC + disp × 2
		disp (sign-extended) PC + disp × 2	
	disp:12	The effective address is the sum of PC value and the value that is obtained by doubling the sign-extended 12-bit displacement (disp).	PC + disp × 2
		disp (sign-extended) PC + disp × 2	
	Rn	The effective address is the sum of PC value and Rn.	PC + Rn
		PC + Rn	

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Immediate	#imm:20	The 20-bit immediate data (imm) for the MOVI20 instruction is sign-extended.	_
		31 19 0 Sign- extended imm (20 bits)	
		The 20-bit immediate data (imm) for the MOVI20S instruction is shifted by eight bits to the left, the upper bits are sign-extended, and the lower bits are padded with zero.	_
		31 27 8 0 imm (20 bits) 000000000 Sign-extended	
	#imm:8	The 8-bit immediate data (imm) for the TST, AND, OR, and XOR instructions is zero-extended.	_
	#imm:8	The 8-bit immediate data (imm) for the MOV, ADD, and CMP/EQ instructions is sign-extended.	_
	#imm:8	The 8-bit immediate data (imm) for the TRAPA instruction is zero-extended and then quadrupled.	_
	#imm:3	The 3-bit immediate data (imm) for the BAND, BOR, BXOR, BST, BLD, BSET, and BCLR instructions indicates the target bit location.	_

#### 2.3.3 Instruction Format

The instruction formats and the meaning of source and destination operands are described below. The meaning of the operand depends on the instruction code. The symbols used are as follows:

xxxx: Instruction codemmmm: Source registernnnn: Destination register

iiii: Immediate datadddd: Displacement

**Table 2.9 Instruction Formats** 

Instruction Formats	Source Operand	Destination Operand	Example	
0 format	_	_	NOP	
15 0				
n format	_	nnnn: Register direct	MOVT	Rn
xxxx nnnn xxxx xxxx	Control register or system register	nnnn: Register direct	STS	MACH,Rn
	R0 (Register direct)	nnnn: Register direct	DIVU	R0,Rn
	Control register or system register	nnnn: Register indirect with pre-decrement	STC.L	SR,@-Rn
	mmmm: Register direct	R15 (Register indirect with predecrement)	MOVMU	.L Rm,@-R15
	R15 (Register indirect with post-increment)	nnnn: Register direct	MOVMU	.L @R15+,Rn
	R0 (Register direct)	nnnn: (Register indirect with post-increment)	MOV.L	R0,@Rn+

Instruction Formats	Source Operand	Destination Operand	Example	
m format	mmmm: Register direct	Control register or system register	LDC	Rm,SR
xxxx mmmm xxxx xxxx	mmmm: Register indirect with post-increment	Control register or system register	LDC.L	@Rm+,SR
	mmmm: Register indirect		JMP	@Rm
	mmmm: Register indirect with predecrement	R0 (Register direct)	MOV.L	@-Rm,R0
	mmmm: PC relative using Rm	_	BRAF	Rm
nm format	mmmm: Register direct	nnnn: Register direct	ADD	Rm,Rn
xxxx nnnn mmmm xxxx	mmmm: Register direct	nnnn: Register indirect	MOV.L	Rm,@Rn
	mmmm: Register indirect with post-increment (multiplyand-accumulate)	MACH, MACL	MAC.W	@Rm+,@Rn+
	nnnn*: Register indirect with post-increment (multiplyand-accumulate)			
	mmmm: Register indirect with post-increment	nnnn: Register direct	MOV.L	@Rm+,Rn
	mmmm: Register direct	nnnn: Register indirect with predecrement	MOV.L	Rm,@-Rn
	mmmm: Register direct	nnnn: Indexed register indirect	MOV.L Rm,@(I	R0,Rn)
md format  15 0  xxxx xxxx mmmm dddd	mmmmdddd: Register indirect with displacement	R0 (Register direct)	MOV.B @(disp	o,Rm),R0



Instruction Formats	Source Operand	Destination Operand	Example	
nd4 format  15 0  xxxx xxxx nnnn dddd	R0 (Register direct)	nnnndddd: Register indirect with displacement	MOV.B R0,@(disp,Rn)	
nmd format  15 0  xxxx nnnn mmmm dddd	mmmm: Register direct	nnnndddd: Register indirect with displacement	MOV.L Rm,@(disp,Rn)	
	mmmmdddd: Register indirect with displacement	nnnn: Register direct	MOV.L @(disp,Rm),Rn	
nmd12 format  32	mmmm: Register direct	nnnndddd: Register indirect with displacement	MOV.L Rm,@(disp12,Rn)	
15 0  xxxx dddd dddd dddd	mmmmdddd: Register indirect with displacement	nnnn: Register direct	MOV.L @(disp12,Rm),Rn	
d format  15 0  xxxx xxxx dddd dddd	ddddddd: GBR indirect with displacement	R0 (Register direct)	MOV.L @(disp,GBR),R0	
	R0 (Register direct)	ddddddd: GBR indirect with displacement	MOV.L R0,@(disp,GBR)	
	ddddddd: PC relative with displacement	R0 (Register direct)	MOVA @(disp,PC),R0	
	ddddddd: TBR duplicate indirect with displacement	_	JSR/N @@(disp8,TBR)	
	ddddddd: PC relative	_	BF label	
d12 format	dddddddddddd: PC relative		BRA label	
15 0  xxxx dddd dddd dddd			(label = disp + PC)	
nd8 format  15 0  xxxx nnnn dddd dddd	dddddddd: PC relative with displacement	nnnn: Register direct	MOV.L @(disp,PC),Rn	



Instruction Formats	Source Operand	Destination Operand	Example	
i format	iiiiiiii: Immediate	Indexed GBR indirect	AND.B #imm,@(R0,GBR)	
xxxx xxxx iiii iiii	iiiiiiii: Immediate	R0 (Register direct)	AND	#imm,R0
	iiiiiiii: Immediate	_	TRAPA	#imm
ni format	iiiiiii: Immediate	nnnn: Register direct	ADD	#imm,Rn
15 0 xxxx nnnn iiii iiii				
ni3 format	nnnn: Register direct	_	BLD	#imm3,Rn
15 0	iii: Immediate			
xxxx xxxx nnnn x iii	_	nnnn: Register direct	BST	#imm3,Rn
		iii: Immediate		
ni20 format  32	iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	nnnn: Register direct	MOVI20 #imm20,	Rn
iiii iiii iiii iiii				
nid format       32     16       xxxxx     nnnn     xiii     xxxxx       15     0	nnnnddddddddddd: Register indirect with displacement iii: Immediate	_	BLD.B #imm3,@	(disp12,Rn
xxxx dddd dddd dddd	_	nnnnddddddddddd: Register indirect with displacement		(disp12,Rn
		iii: Immediate		

Note: \* In multiply-and-accumulate instructions, nnnn is the source register.

## 2.4 Instruction Set

## 2.4.1 Instruction Set by Classification

Table 2.10 lists the instructions according to their classification.

**Table 2.10 Classification of Instructions** 

Classification	Types	Operation Code	Function	No. of Instructions
Data transfer	13	MOV	Data transfer	62
			Immediate data transfer	
			Peripheral module data transfer	
			Structure data transfer	
			Reverse stack transfer	
		MOVA	Effective address transfer	_
		MOVI20	20-bit immediate data transfer	_
		MOVI20S	20-bit immediate data transfer	_
			8-bit left-shit	
		MOVML	R0-Rn register save/restore	_
		MOVMU	Rn-R14 and PR register save/restore	_
		MOVRT	T bit inversion and transfer to Rn	_
		MOVT	T bit transfer	_
		MOVU	Unsigned data transfer	_
		NOTT	T bit inversion	_
		PREF	Prefetch to operand cache	_
		SWAP	Swap of upper and lower bytes	_
		XTRCT	Extraction of the middle of registers connected	_

Classification	Types	Operation Code	Function	No. of Instructions
Arithmetic	26	ADD	Binary addition	40
operations		ADDC	Binary addition with carry	_
		ADDV	Binary addition with overflow check	_
		CMP/cond	Comparison	_
		CLIPS	Signed saturation value comparison	_
		CLIPU	Unsigned saturation value comparison	_
		DIVS	Signed division (32 ÷ 32)	_
		DIVU	Unsigned division (32 ÷ 32)	_
		DIV1	One-step division	_
		DIV0S	Initialization of signed one-step division	_
		DIV0U	Initialization of unsigned one-step division	_
		DMULS	Signed double-precision multiplication	_
		DMULU	Unsigned double-precision multiplication	_
		DT	Decrement and test	_
		EXTS	Sign extension	_
		EXTU	Zero extension	_
		MAC	Multiply-and-accumulate, double-precision multiply-and-accumulate operation	_
		MUL	Double-precision multiply operation	_
		MULR	Signed multiplication with result storage in Rn	_
		MULS	Signed multiplication	_
		MULU	Unsigned multiplication	_
		NEG	Negation	_
		NEGC	Negation with borrow	_
		SUB	Binary subtraction	_
		SUBC	Binary subtraction with borrow	_
		SUBV	Binary subtraction with underflow	



Classification	Types	Operation Code	Function	No. of Instructions
Logic	6	AND	Logical AND	14
operations		NOT	Bit inversion	_
		OR	Logical OR	_
		TAS	Memory test and bit set	_
		TST	Logical AND and T bit set	_
		XOR	Exclusive OR	_
Shift	12	ROTL	One-bit left rotation	16
		ROTR	One-bit right rotation	<del>-</del>
		ROTCL	One-bit left rotation with T bit	_
		ROTCR	One-bit right rotation with T bit	<del>-</del>
		SHAD	Dynamic arithmetic shift	<del>-</del>
		SHAL	One-bit arithmetic left shift	<del>-</del>
		SHAR	One-bit arithmetic right shift	<del>-</del>
		SHLD	Dynamic logical shift	<del>-</del>
		SHLL	One-bit logical left shift	<del>_</del>
		SHLLn	n-bit logical left shift	<del>_</del>
		SHLR	One-bit logical right shift	<del>-</del>
		SHLRn	n-bit logical right shift	_
Branch	10	BF	Conditional branch, conditional delayed branch (branch when $T=0$ )	15
		BT	Conditional branch, conditional delayed branch (branch when $T = 1$ )	_
		BRA	Unconditional delayed branch	_
		BRAF	Unconditional delayed branch	_
		BSR	Delayed branch to subroutine procedure	_
		BSRF	Delayed branch to subroutine procedure	<del>-</del>
		JMP	Unconditional delayed branch	_
		JSR	Branch to subroutine procedure	_
			Delayed branch to subroutine procedure	
		RTS	Return from subroutine procedure	_
			Delayed return from subroutine procedure	
		RTV/N	Return from subroutine procedure with Rm $\rightarrow$ R0 transfer	_



Classification	Types	Operation Code	Function	No. of Instructions
System	14	CLRT	T bit clear	36
control		CLRMAC	MAC register clear	_
		LDBANK	Register restoration from specified register bank entry	_
		LDC	Load to control register	<del>_</del>
		LDS	Load to system register	_
		NOP	No operation	_
		RESBANK	Register restoration from register bank	<del>_</del>
		RTE	Return from exception handling	<del>_</del>
		SETT	T bit set	<del>_</del>
		SLEEP	Transition to power-down mode	_
		STBANK	Register save to specified register bank entry	<del>_</del>
		STC	Store control register data	_
		STS	Store system register data	_
		TRAPA	Trap exception handling	_
Bit	10	BAND	Bit AND	14
manipulation		BCLR	Bit clear	<del>_</del>
		BLD	Bit load	_
		BOR	Bit OR	<del>_</del>
		BSET	Bit set	<del>_</del>
		BST	Bit store	<del>_</del>
		BXOR	Bit exclusive OR	_
		BANDNOT	Bit NOT AND	_
		BORNOT	Bit NOT OR	<del>_</del>
		BLDNOT	Bit NOT load	<del>_</del>
Total:	91			197

The table below shows the format of instruction codes, operation, and execution states. They are described by using this format according to their classification.

[Legend] [Le	dicated in MSB ↔ SB order. egend]	Indicates summary of operation.	Value when no wait states are inserted.*1	Value of T bit after instruction is executed.
	egend]			oxcoatoa.
Rm: Source register mn	-	[Legend]		Explanation of Symbols
Rn: Destination register nnn imm: Immediate data disp: Displacement*2 1	mmm: Source register nnn: Destination register 0000: R0 0001: R1 1111: R15 : Immediate data ddd: Displacement	<ul> <li>→, ←: Transfer direction</li> <li>(xx): Memory operand</li> <li>M/Q/T: Flag bits in SR</li> <li>&amp;: Logical AND of each bit</li> <li> : Logical OR of each bit</li> <li>^: Exclusive logical OR of each bit</li> <li>~: Logical NOT of each bit</li> <li>&lt;<n: left="" li="" n-bit="" shift<=""> <li>&gt;&gt;n: n-bit right shift</li> </n:></li></ul>		—: No change

Notes: 1. Instruction execution cycles: The execution cycles shown in the table are minimums. In practice, the number of instruction execution states will be increased in cases such as the following:

- a. When there is a conflict between an instruction fetch and a data access
- b. When the destination register of a load instruction (memory  $\rightarrow$  register) is the same as the register used by the next instruction.
- 2. Depending on the operand size, displacement is scaled by  $\times 1$ ,  $\times 2$ , or  $\times 4$ . For details, refer to the SH-2A, SH2A-FPU Software Manual.

## **2.4.2** Data Transfer Instructions

**Table 2.11 Data Transfer Instructions** 

Instruction         Instruction Code         Operation         tion Codes         SH2, brack SH2 strain         SH2, strain SH2 strain         SH2, strain SH2 strain         SH2, strain SH2 strain S	Yes
MOV.W         @(disp,PC),Rn         1001nnnndddddddd         (disp × 2 + PC) → sign extension → Rn         1         —         Yes         Yes           MOV.L         @(disp,PC),Rn         1101nnnndddddddd         (disp × 4 + PC) → Rn         1         —         Yes         Yes           MOV         Rm,Rn         0110nnnnmmmm0011         Rm → Rn         1         —         Yes         Yes           MOV.B         Rm,@Rn         0010nnnnmmmm0000         Rm → (Rn)         1         —         Yes         Yes           MOV.L         Rm,@Rn         0010nnnnmmmm0010         Rm → (Rn)         1         —         Yes         Yes           MOV.B         @Rm,Rn         0110nnnnmmmm0000         (Rm) → sign extension → Rn         1         —         Yes         Yes           MOV.W         @Rm,Rn         0110nnnnmmmm0010         (Rm) → sign extension → Rn         1         —         Yes         Yes           MOV.L         @Rm,Rn         0110nnnnmmmm0110         Rn-1 → Rn, Rm → (Rn)         1         —         Yes         Yes           MOV.B         Rm,@-Rn         0010nnnnmmmm0101         Rn-1 → Rn, Rm → (Rn)         1         —         Yes         Yes           MOV.L         Rm,@-Rn         0010nn	Yes
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Yes Yes Yes Yes Yes Yes Yes Yes Yes
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Yes Yes Yes Yes Yes Yes Yes
MOV.B         Rm,@Rn         0010nnnnmmm0000         Rm → (Rn)         1         — Yes Yes           MOV.W         Rm,@Rn         0010nnnnmmmm0001         Rm → (Rn)         1         — Yes Yes           MOV.L         Rm,@Rn         0010nnnnmmmm0010         Rm → (Rn)         1         — Yes Yes           MOV.B         @Rm,Rn         0110nnnnmmmm0000         (Rm) → sign extension → Rn         1         — Yes Yes           MOV.L         @Rm,Rn         0110nnnnmmmm0010         (Rm) → Rn         1         — Yes Yes           MOV.B         Rm,@-Rn         0010nnnnmmmm0100         Rn-1 → Rn, Rm → (Rn)         1         — Yes Yes           MOV.W         Rm,@-Rn         0010nnnnmmmm0101         Rn-2 → Rn, Rm → (Rn)         1         — Yes Yes           MOV.L         Rm,@-Rn         0010nnnnmmmm0110         Rn-4 → Rn, Rm → (Rn)         1         — Yes Yes           MOV.B         @Rm+,Rn         0110nnnnmmm0100         (Rm) → sign extension → Rn,         1         — Yes Yes           MOV.B         @Rm+,Rn         0110nnnnmmm0100         (Rm) → sign extension → Rn,         1         — Yes Yes	Yes Yes Yes Yes Yes Yes
MOV.W         Rm,@Rn         0010nnnnmmm0001         Rm → (Rn)         1         — Yes Yes           MOV.L         Rm,@Rn         0010nnnnmmm0010         Rm → (Rn)         1         — Yes Yes           MOV.B         @Rm,Rn         0110nnnnmmm0000         (Rm) → sign extension → Rn         1         — Yes Yes           MOV.W         @Rm,Rn         0110nnnnmmm0001         (Rm) → sign extension → Rn         1         — Yes Yes           MOV.L         @Rm,Rn         0110nnnnmmm0010         (Rm) → Rn         1         — Yes Yes           MOV.B         Rm,@-Rn         0010nnnnmmm0100         Rn-1 → Rn, Rm → (Rn)         1         — Yes Yes           MOV.W         Rm,@-Rn         0010nnnnmmm0101         Rn-2 → Rn, Rm → (Rn)         1         — Yes Yes           MOV.L         Rm,@-Rn         0010nnnnmmm0110         Rn-4 → Rn, Rm → (Rn)         1         — Yes Yes           MOV.B         @Rm+,Rn         0110nnnnmmm0100         (Rm) → sign extension → Rn, 1         — Yes Yes           MOV.B         @Rm+,Rn         0110nnnnmmm0100         (Rm) → sign extension → Rn, 1         — Yes Yes	Yes Yes Yes Yes Yes
MOV.L         Rm,@Rn         0010nnnnmmm0010         Rm → (Rn)         1         —         Yes         Yes           MOV.B         @Rm,Rn         0110nnnnmmm0000         (Rm) → sign extension → Rn         1         —         Yes         Yes           MOV.W         @Rm,Rn         0110nnnnmmm0001         (Rm) → sign extension → Rn         1         —         Yes         Yes           MOV.L         @Rm,Rn         0110nnnnmmm0010         (Rm) → Rn         1         —         Yes         Yes           MOV.B         Rm,@-Rn         0010nnnnmmm0100         Rn-1 → Rn, Rm → (Rn)         1         —         Yes         Yes           MOV.L         Rm,@-Rn         0010nnnnmmm0101         Rn-2 → Rn, Rm → (Rn)         1         —         Yes         Yes           MOV.B         @Rm+,Rn         0010nnnnmmm0110         Rn-4 → Rn, Rm → (Rn)         1         —         Yes         Yes           MOV.B         @Rm+,Rn         0110nnnnmmm0100         (Rm) → sign extension → Rn, 1         —         Yes         Yes           Rm + 1 → Rm	Yes Yes Yes
MOV.B         @ Rm,Rn         0110nnnnmmm0000         (Rm) → sign extension → Rn         1         —         Yes         Yes           MOV.W         @ Rm,Rn         0110nnnnmmm0001         (Rm) → sign extension → Rn         1         —         Yes         Yes           MOV.L         @ Rm,Rn         0110nnnnmmm0010         (Rm) → Rn         1         —         Yes         Yes           MOV.B         Rm,@-Rn         0010nnnnmmm0100         Rn-1 → Rn, Rm → (Rn)         1         —         Yes         Yes           MOV.L         Rm,@-Rn         0010nnnnmmm0110         Rn-4 → Rn, Rm → (Rn)         1         —         Yes         Yes           MOV.B         @ Rm+,Rn         0110nnnnmmm0100         (Rm) → sign extension → Rn,         1         —         Yes         Yes           MOV.B         @ Rm+,Rn         0110nnnnmmm0100         (Rm) → sign extension → Rn,         1         —         Yes         Yes	Yes Yes Yes
MOV.W       @Rm,Rn       0110nnnnmmm0001       (Rm) → sign extension → Rn       1       —       Yes       Yes         MOV.L       @Rm,Rn       0110nnnnmmm0010       (Rm) → Rn       1       —       Yes       Yes         MOV.B       Rm,@-Rn       0010nnnnmmm0100       Rn-1 → Rn, Rm → (Rn)       1       —       Yes       Yes         MOV.W       Rm,@-Rn       0010nnnnmmm0101       Rn-2 → Rn, Rm → (Rn)       1       —       Yes       Yes         MOV.L       Rm,@-Rn       0010nnnnmmm0110       Rn-4 → Rn, Rm → (Rn)       1       —       Yes       Yes         MOV.B       @Rm+,Rn       0110nnnnmmm0100       (Rm) → sign extension → Rn, 1       —       Yes       Yes         Rm + 1 → Rm       Rm + 1	Yes Yes
MOV.L       @Rm,Rn       0110nnnnmmm0010       (Rm) $\rightarrow$ Rn       1       —       Yes       Yes         MOV.B       Rm,@-Rn       0010nnnnmmm0100       Rn-1 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)       1       —       Yes       Yes         MOV.W       Rm,@-Rn       0010nnnnmmm0101       Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)       1       —       Yes       Yes         MOV.L       Rm,@-Rn       0010nnnnmmm0110       Rn-4 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)       1       —       Yes       Yes         MOV.B       @Rm+,Rn       0110nnnnmmm0100       (Rm) $\rightarrow$ sign extension $\rightarrow$ Rn, 1       —       Yes       Yes         Rm + 1 $\rightarrow$ Rm	Yes
MOV.B         Rm,@-Rn         0010nnnnmmm0100         Rn-1 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)         1         —         Yes         Yes           MOV.W         Rm,@-Rn         0010nnnnmmm0101         Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)         1         —         Yes         Yes           MOV.L         Rm,@-Rn         0010nnnnmmm0110         Rn-4 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)         1         —         Yes         Yes           MOV.B         @Rm+,Rn         0110nnnnmmm0100         (Rm) $\rightarrow$ sign extension $\rightarrow$ Rn, 1         —         Yes         Yes           Rm + 1 $\rightarrow$ Rm         Rm + 1 $\rightarrow$ Rm         Property of the content of the c	
MOV.WRm,@-Rn0010nnnnmmm0101Rn-2 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1—YesYesMOV.LRm,@-Rn0010nnnnmmm0110Rn-4 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn)1—YesYesMOV.B@Rm+,Rn0110nnnnmmm0100(Rm) $\rightarrow$ sign extension $\rightarrow$ Rn, 1—YesYesRm + 1 $\rightarrow$ Rm	Yes
MOV.L Rm,@-Rn 0010nnnnmmm0110 Rn-4 $\rightarrow$ Rn, Rm $\rightarrow$ (Rn) 1 — Yes Yes MOV.B @Rm+,Rn 0110nnnnmmmm0100 (Rm) $\rightarrow$ sign extension $\rightarrow$ Rn, 1 — Yes Yes Rm + 1 $\rightarrow$ Rm	
MOV.B @Rm+,Rn 0110nnnnmmmm0100 (Rm) $\rightarrow$ sign extension $\rightarrow$ Rn, 1 — Yes Yes Rm + 1 $\rightarrow$ Rm	Yes
$Rm + 1 \rightarrow Rm$	Yes
MOV.W @Rm+,Rn 0110nnnnmmm0101 (Rm) → sign extension → Rn, 1 — Yes Yes	Yes
$Rm + 2 \rightarrow Rm$	Yes
MOV.L @Rm+,Rn 0110nnnnmmmm0110 (Rm) $\rightarrow$ Rn, Rm + 4 $\rightarrow$ Rm 1 — Yes Yes	Yes
MOV.B R0,@(disp,Rn) 1000000nnnndddd $R0 \rightarrow (disp + Rn)$ 1 — Yes Yes	Yes
MOV.W R0,@(disp,Rn) 10000001nnnndddd $R0 \rightarrow (disp \times 2 + Rn)$ 1 — Yes Yes	Yes
$ \begin{tabular}{lllllllllllllllllllllllllllllllllll$	Yes
MOV.B @(disp,Rm),R0 10000100mmmmdddd (disp + Rm) $\rightarrow$ sign extension 1 — Yes Yes $\rightarrow$ R0	Yes
MOV.W @(disp,Rm),R0 10000101mmmmdddd (disp $\times$ 2 + Rm) $\rightarrow$ 1 — Yes Yes sign extension $\rightarrow$ R0	Yes
	Yes
MOV.B Rm,@(R0,Rn) 0000nnnnmmmm0100 Rm $\rightarrow$ (R0 + Rn) 1 — Yes Yes	
MOV.W Rm,@(R0,Rn) 0000nnnnmmmm0101 Rm $\rightarrow$ (R0 + Rn) 1 — Yes Yes	Yes

		Execu-			Compatibility			
Instruction	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
MOV.L	Rm,@(R0,Rn)	0000nnnnmmmm0110	$Rm \rightarrow (R0 + Rn)$	1	_	Yes	Yes	Yes
MOV.B	@ (R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow$ sign extension $\rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.W	@ (R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow$ sign extension $\rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	_	Yes	Yes	Yes
MOV.B	R0,@(disp,GBR)	11000000dddddddd	$R0 \rightarrow (disp + GBR)$	1	_	Yes	Yes	Yes
MOV.W	R0,@(disp,GBR)	11000001dddddddd	$R0 \rightarrow (disp \times 2 + GBR)$	1	_	Yes	Yes	Yes
MOV.L	R0,@(disp,GBR)	11000010dddddddd	$R0 \rightarrow (disp \times 4 + GBR)$	1	_	Yes	Yes	Yes
MOV.B	@(disp,GBR),R0	11000100dddddddd	$  \text{(disp + GBR)} \rightarrow \\  \text{sign extension} \rightarrow \text{R0} $	1	_	Yes	Yes	Yes
MOV.W	@(disp,GBR),R0	11000101dddddddd	$ (disp \times 2 + GBR) \to \\ sign \ extension \to R0 $	1	_	Yes	Yes	Yes
MOV.L	@(disp,GBR),R0	11000110dddddddd	$(disp \times 4 + GBR) \rightarrow R0$	1	_	Yes	Yes	Yes
MOV.B	R0,@Rn+	0100nnnn10001011	$R0 \rightarrow (Rn), Rn + 1 \rightarrow Rn$	1	_			Yes
MOV.W	R0,@Rn+	0100nnnn10011011	$R0 \rightarrow (Rn), Rn + 2 \rightarrow Rn$	1	_			Yes
MOV.L	R0,@Rn+	0100nnnn10101011	$R0 \rightarrow Rn), Rn + 4 \rightarrow Rn$	1	_			Yes
MOV.B	@-Rm,R0	0100mmmm11001011	$Rm-1 \rightarrow Rm, (Rm) \rightarrow$ sign extension $\rightarrow R0$	1	_			Yes
MOV.W	@-Rm,R0	0100mmmm11011011	$\begin{array}{c} \text{Rm-2} \rightarrow \text{Rm, (Rm)} \rightarrow \\ \text{sign extension} \rightarrow \text{R0} \end{array}$	1	_			Yes
MOV.L	@-Rm,R0	0100mmmm11101011	$Rm-4 \rightarrow Rm, (Rm) \rightarrow R0$	1	_			Yes
MOV.B	Rm,@(disp12,Rn)	0011nnnnmmmm0001	$Rm \rightarrow (disp + Rn)$	1	_			Yes
		0000dddddddddddd						
MOV.W	Rm,@(disp12,Rn)	0011nnnnmmmm0001	$Rm \rightarrow (disp \times 2 + Rn)$	1	_			Yes
		0001dddddddddddd						
MOV.L	Rm,@(disp12,Rn)	0011nnnnmmmm0001	$Rm \rightarrow (disp \times 4 + Rn)$	1	_			Yes
		0010dddddddddddd						
MOV.B	@(disp12,Rm),Rn	0011nnnnmmmm0001	$(disp + Rm) \to$	1	_			Yes
		0100dddddddddddd	sign extension $\rightarrow$ Rn					
MOV.W	@(disp12,Rm),Rn	0011nnnnmmmm0001	$(\operatorname{disp} \times 2 + \operatorname{Rm}) \rightarrow$	1				Yes
		0101dddddddddddd	sign extension $\rightarrow$ Rn					



				Execu-		Compatibility		
Instruction	1	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
MOV.L	@(disp12,Rm),Rn	0011nnnnmmm0001 0110ddddddddddddd	$(disp \times 4 + Rm) \to Rn$	1				Yes
MOVA	@(disp,PC),R0	11000111dddddddd	$disp \times 4 + PC \to R0$	1	_	Yes	Yes	Yes
MOVI20	#imm20,Rn	0000nnnniiii0000	$imm \to sign \; extension \to Rn$	1	_			Yes
		iiiiiiiiiiiiiiiiiii						
MOVI20S	#imm20,Rn	0000nnnniiii0001	imm $<< 8 \rightarrow$ sign extension $\rightarrow$ Rn	1	_			Yes
MOVML.L	Rm,@-R15	0100mmm11110001	R15-4 $\rightarrow$ R15, Rm $\rightarrow$ (R15) R15-4 $\rightarrow$ R15, Rm-1 $\rightarrow$ (R15) : R15-4 $\rightarrow$ R15, R0 $\rightarrow$ (R15)	1 to 16	_			Yes
			Note: When Rm = R15, read Rm as PR					
MOVML.L	@R15+,Rn	0100nnnn11110101	$(R15) \rightarrow R0, R15 + 4 \rightarrow R15$ $(R15) \rightarrow R1, R15 + 4 \rightarrow R15$ : $(R15) \rightarrow Rn$	1 to 16				Yes
			Note: When Rn = R15, read Rn as PR					
MOVMU.L	Rm,@-R15	0100mmm11110000	R15-4 $\rightarrow$ R15, PR $\rightarrow$ (R15) R15-4 $\rightarrow$ R15, R14 $\rightarrow$ (R15) : R15-4 $\rightarrow$ R15, Rm $\rightarrow$ (R15)	1 to 16	_			Yes
			Note: When Rm = R15, read Rm as PR					
MOVMU.L	@R15+,Rn	0100nnnn11110100	$(R15) \rightarrow Rn, R15 + 4 \rightarrow R15$ $(R15) \rightarrow Rn + 1, R15 + 4 \rightarrow$ R15 : $(R15) \rightarrow R14, R15 + 4 \rightarrow R15$	1 to 16	_			Yes
			$(R15) \rightarrow PR$					
			Note: When Rn = R15, read Rn as PR					
MOVRT	Rn	0000nnnn00111001	$\sim$ T $\rightarrow$ Rn	1	_			Yes
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$	1	_	Yes	Yes	Yes

				Execu-		Co	ompatil	oility
Instructio	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
MOVU.B	@(disp12,Rm),Rn	0011nnnnmmmm0001 1000ddddddddddddd		1	_			Yes
MOVU.W	@(disp12,Rm),Rn	0011nnnnmmmm0001 1001ddddddddddddd		1				Yes
NOTT		000000001101000	$\sim$ T $\rightarrow$ T	1	Ope- ration result			Yes
PREF	@Rn	0000nnnn10000011	$(Rn) \rightarrow operand cache$	1	_		Yes	Yes
SWAP.B	Rm,Rn	0110nnnnmmm1000	$Rm \rightarrow swap lower 2 bytes \rightarrow Rn$	1	_	Yes	Yes	Yes
SWAP.W	Rm,Rn	0110nnnnmmm1001	$Rm \rightarrow swap \ upper \ and \ lower$ words $\rightarrow Rn$	1	_	Yes	Yes	Yes
XTRCT	Rm,Rn	0010nnnnmmmm1101	Middle 32 bits of Rm:Rn $\rightarrow$ Rn	1	_	Yes	Yes	Yes

## 2.4.3 Arithmetic Operation Instructions

**Table 2.12 Arithmetic Operation Instructions** 

				Execu-		Compatibility		
Instruction	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
ADD	Rm,Rn	0011nnnnmmmm1100	$Rn + Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	_	Yes	Yes	Yes
ADDC	Rm,Rn	0011nnnnmmmm1110	$Rn + Rm + T \rightarrow Rn$ , carry $\rightarrow T$	1	Carry	Yes	Yes	Yes
ADDV	Rm,Rn	0011nnnnmmmm1111	$Rn + Rm \rightarrow Rn$ , overflow $\rightarrow T$	1	Over- flow	Yes	Yes	Yes
CMP/EQ	#imm,R0	10001000iiiiiiii	When R0 = imm, 1 $\rightarrow$ T Otherwise, 0 $\rightarrow$ T	1	Com- parison result	Yes	Yes	Yes
CMP/EQ	Rm,Rn	0011nnnnmmmm0000	When Rn = Rm, 1 $\rightarrow$ T Otherwise, 0 $\rightarrow$ T	1	Com- parison result	Yes	Yes	Yes
CMP/HS	Rm,Rn	0011nnnnmmmm0010	When Rn $\geq$ Rm (unsigned), 1 $\rightarrow$ T Otherwise, 0 $\rightarrow$ T	1	Com- parison result	Yes	Yes	Yes
CMP/GE	Rm,Rn	0011nnnnmmmm0011	When Rn $\geq$ Rm (signed), 1 $\rightarrow$ T Otherwise, 0 $\rightarrow$ T	1	Com- parison result	Yes	Yes	Yes
CMP/HI	Rm,Rn	0011nnnnmmmm0110	When Rn > Rm (unsigned), $1 \to T$ Otherwise, $0 \to T$	1	Com- parison result	Yes	Yes	Yes
CMP/GT	Rm,Rn	0011nnnnmmmm0111	When Rn > Rm (signed), $1 \to T$ Otherwise, $0 \to T$	1	Com- parison result	Yes	Yes	Yes
CMP/PL	Rn	0100nnnn00010101	When Rn > 0, 1 $\rightarrow$ T Otherwise, 0 $\rightarrow$ T	1	Com- parison result	Yes	Yes	Yes
CMP/PZ	Rn	0100nnnn00010001	When Rn $\geq$ 0, 1 $\rightarrow$ T Otherwise, 0 $\rightarrow$ T	1	Com- parison result	Yes	Yes	Yes
CMP/STR	Rm,Rn	0010nnnnmmmm1100	When any bytes are equal, $1 \to T$ Otherwise, $0 \to T$	1	Com- parison result	Yes	Yes	Yes

				Execu-		Compatibility		
Instruction	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
CLIPS.B	Rn	0100nnnn10010001	When Rn > (H'0000007F), $ (\text{H'0000007F}) \rightarrow \text{Rn, 1} \rightarrow \text{CS} $ when Rn < (H'FFFFFF80), $ (\text{H'FFFFFF80}) \rightarrow \text{Rn, 1} \rightarrow \text{CS} $	1	_			Yes
CLIPS.W	Rn	0100nnnn10010101	When Rn > (H'00007FFF), $ (\text{H'00007FFF}) \rightarrow \text{Rn, 1} \rightarrow \text{CS} $ When Rn < (H'FFFF8000), $ (\text{H'FFFF8000}) \rightarrow \text{Rn, 1} \rightarrow \text{CS} $	1	_			Yes
CLIPU.B	Rn	0100nnnn10000001	When Rn > (H'000000FF), $ (\text{H'000000FF}) \rightarrow \text{Rn, 1} \rightarrow \text{CS} $	1				Yes
CLIPU.W	Rn	0100nnnn10000101	When Rn > (H'0000FFFF), (H'0000FFFF) $\rightarrow$ Rn, 1 $\rightarrow$ CS	1	_			Yes
DIV1	Rm,Rn	0011nnnnmmm0100	1-step division (Rn ÷ Rm)	1	Calcu- lation result	Yes	Yes	Yes
DIVOS	Rm,Rn	0010nnnnmmm0111	MSB of Rn $\rightarrow$ Q, MSB of Rm $\rightarrow$ M, M $^{\wedge}$ Q $\rightarrow$ T	1	Calcu- lation result	Yes	Yes	Yes
DIV0U		000000000011001	0  o M/Q/T	1	0	Yes	Yes	Yes
DIVS	R0,Rn	0100nnnn10010100	Signed operation of Rn $\div$ R0 $\rightarrow$ Rn 32 $\div$ 32 $\rightarrow$ 32 bits	36	_			Yes
DIVU	R0,Rn	0100nnnn10000100	Unsigned operation of Rn $\div$ R0 $\rightarrow$ Rn 32 $\div$ 32 $\rightarrow$ 32 bits	34	_			Yes
DMULS.L	Rm,Rn	0011nnnnmmm1101	Signed operation of Rn $\times$ Rm $\rightarrow$ MACH, MACL $32 \times 32 \rightarrow 64$ bits	2	_	Yes	Yes	Yes
DMULU.L	Rm,Rn	0011nnnnmmm0101	Unsigned operation of Rn $\times$ Rm $\rightarrow$ MACH, MACL $32 \times 32 \rightarrow 64$ bits	2	_	Yes	Yes	Yes
DT	Rn	0100nnnn00010000	$Rn - 1 \rightarrow Rn$ When Rn is 0, 1 $\rightarrow$ T When Rn is not 0, 0 $\rightarrow$ T	1	Compa- rison result	· Yes	Yes	Yes
EXTS.B	Rm,Rn	0110nnnnmmm1110	Byte in Rm is $sign\text{-}extended \rightarrow Rn$	1	_	Yes	Yes	Yes
EXTS.W	Rm,Rn	0110nnnnmmm1111	Word in Rm is $sign\text{-}extended \rightarrow Rn$	1	_	Yes	Yes	Yes



				Execu-		Compatibility		
Instructio	n	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
EXTU.B	Rm,Rn	0110nnnnmmm1100	Byte in Rm is $zero\text{-}extended \to Rn$	1	_	Yes	Yes	Yes
EXTU.W	Rm,Rn	0110nnnnmmm1101	Word in Rm is $zero\text{-}extended \to Rn$	1	_	Yes	Yes	Yes
MAC.L	@Rm+,@Rn+	0000nnnnmmm1111	Signed operation of (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC $32 \times 32 + 64 \rightarrow 64$ bits	4	_	Yes	Yes	Yes
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed operation of (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC 16 $\times$ 16 + 64 $\rightarrow$ 64 bits	3		Yes	Yes	Yes
MUL.L	Rm,Rn	0000nnnnmmm0111	$Rn \times Rm \rightarrow MACL$ $32 \times 32 \rightarrow 32$ bits	2	_	Yes	Yes	Yes
MULR	R0,Rn	0100nnnn10000000	$R0 \times Rn \rightarrow Rn$ $32 \times 32 \rightarrow 32$ bits	2				Yes
MULS.W	Rm,Rn	0010nnnnmmm1111	Signed operation of Rn $\times$ Rm $\rightarrow$ MACL 16 $\times$ 16 $\rightarrow$ 32 bits	1	_	Yes	Yes	Yes
MULU.W	Rm,Rn	0010nnnnmmm1110	Unsigned operation of Rn $\times$ Rm $\rightarrow$ MACL 16 $\times$ 16 $\rightarrow$ 32 bits	1	_	Yes	Yes	Yes
NEG	Rm,Rn	0110nnnnmmmm1011	$0\text{-Rm} \to \text{Rn}$	1	_	Yes	Yes	Yes
NEGC	Rm,Rn	0110nnnnmmmm1010	$0\text{-Rm-T} \to Rn,  borrow \to T$	1	Borrow	Yes	Yes	Yes
SUB	Rm,Rn	0011nnnnmmmm1000	$Rn\text{-}Rm\toRn$	1	_	Yes	Yes	Yes
SUBC	Rm,Rn	0011nnnnmmmm1010	$Rn\text{-}Rm\text{-}T\toRn,borrow\toT$	1	Borrow	Yes	Yes	Yes
SUBV	Rm,Rn	0011nnnnmmm1011	$Rn\text{-}Rm\toRn,underflow\toT$	1	Over- flow	Yes	Yes	Yes

## 2.4.4 Logic Operation Instructions

**Table 2.13 Logic Operation Instructions** 

				Execu-		Co	mpatil	oility
Instruction	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
AND	Rm,Rn	0010nnnnmmmm1001	$Rn \& Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
AND	#imm,R0	11001001iiiiiiii	R0 & imm → R0	1	_	Yes	Yes	Yes
AND.B	#imm,@(R0,GBR)	11001101iiiiiiii	(R0 + GBR) & imm $\rightarrow$ (R0 + GBR)	3	_	Yes	Yes	Yes
NOT	Rm,Rn	0110nnnnmmmm0111	$\sim$ Rm $\rightarrow$ Rn	1	_	Yes	Yes	Yes
OR	Rm,Rn	0010nnnnmmmm1011	$Rn \mid Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
OR	#imm,R0	11001011iiiiiiii	R0   imm $\rightarrow$ R0	1	_	Yes	Yes	Yes
OR.B	#imm,@(R0,GBR)	110011111111111111	$(R0 + GBR) \mid imm \rightarrow$ (R0 + GBR)	3	_	Yes	Yes	Yes
TAS.B	@Rn	0100nnnn00011011	When (Rn) is 0, 1 $\rightarrow$ T Otherwise, 0 $\rightarrow$ T, 1 $\rightarrow$ MSB of(Rn)	3	Test result	Yes	Yes	Yes
TST	Rm,Rn	0010nnnnmmm1000	Rn & Rm When the result is 0, 1 $\rightarrow$ T Otherwise, 0 $\rightarrow$ T	1	Test result	Yes	Yes	Yes
TST	#imm,R0	11001000iiiiiii	R0 & imm When the result is 0, 1 $\rightarrow$ T Otherwise, 0 $\rightarrow$ T	1	Test result	Yes	Yes	Yes
TST.B	#imm,@(R0,GBR)	11001100iiiiiii	(R0 + GBR) & imm When the result is 0, 1 $\rightarrow$ T Otherwise, 0 $\rightarrow$ T	3	Test result	Yes	Yes	Yes
XOR	Rm,Rn	0010nnnnmmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	_	Yes	Yes	Yes
XOR	#imm,R0	11001010iiiiiiii	R0 ^ imm $\rightarrow$ R0	1	_	Yes	Yes	Yes
XOR.B	#imm,@(R0,GBR)	11001110iiiiiii	$(R0 + GBR) \land imm \rightarrow$ (R0 + GBR)	3	_	Yes	Yes	Yes

#### 2.4.5 **Shift Instructions**

**Table 2.14 Shift Instructions** 

		<del></del>	Execu-		Co	ompatibility		
Instructio	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
ROTL	Rn	0100nnnn00000100	$T \leftarrow Rn \leftarrow MSB$	1	MSB	Yes	Yes	Yes
ROTR	Rn	0100nnnn00000101	$LSB \to Rn \to T$	1	LSB	Yes	Yes	Yes
ROTCL	Rn	0100nnnn00100100	$T \leftarrow Rn \leftarrow T$	1	MSB	Yes	Yes	Yes
ROTCR	Rn	0100nnnn00100101	$T \to Rn \to T$	1	LSB	Yes	Yes	Yes
SHAD	Rm,Rn	0100nnnnmmmm1100	When Rm $\geq$ 0, Rn $<<$ Rm $\rightarrow$ Rn When Rm $<$ 0, Rn $>>$ $ $ Rm $ $ $\rightarrow$ [MSB $\rightarrow$ Rn]	1	_		Yes	Yes
SHAL	Rn	0100nnnn00100000	$T \leftarrow Rn \leftarrow 0$	1	MSB	Yes	Yes	Yes
SHAR	Rn	0100nnnn00100001	$MSB \to Rn \to T$	1	LSB	Yes	Yes	Yes
SHLD	Rm,Rn	0100nnnnmmmm1101	When Rm $\geq$ 0, Rn $<<$ Rm $\rightarrow$ Rn When Rm $<$ 0, Rn $>>$ $ $ Rm $ $ $\rightarrow$ [0 $\rightarrow$ Rn]	1	_		Yes	Yes
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB	Yes	Yes	Yes
SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1	LSB	Yes	Yes	Yes
SHLL2	Rn	0100nnnn00001000	$Rn \ll 2 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLL8	Rn	0100nnnn00011000	$Rn \ll 8 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLL16	Rn	0100nnnn00101000	$Rn \ll 16 \rightarrow Rn$	1	_	Yes	Yes	Yes
SHLR16	Rn	0100nnnn00101001	Rn >> 16 → Rn	1	_	Yes	Yes	Yes

### 2.4.6 Branch Instructions

**Table 2.15 Branch Instructions** 

				Execu-		Co	mpatil	oility
Instructi	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A
BF	label	10001011dddddddd	When T = 0, disp $\times$ 2 + PC $\rightarrow$ PC, When T = 1, nop	3/1*	_	Yes	Yes	Yes
BF/S	label	100011111dddddddd	Delayed branch When T = 0, disp $\times$ 2 + PC $\rightarrow$ PC, When T = 1, nop	2/1*	_	Yes	Yes	Yes
ВТ	label	10001001dddddddd	When T = 1, disp $\times$ 2 + PC $\rightarrow$ PC, When T = 0, nop	3/1*	_	Yes	Yes	Yes
BT/S	label	10001101dddddddd	Delayed branch When T = 1, disp $\times$ 2 + PC $\rightarrow$ PC, When T = 0, nop	2/1*		Yes	Yes	Yes
BRA	label	1010dddddddddddd	Delayed branch, $disp \times 2 + PC \to PC$	2	_	Yes	Yes	Yes
BRAF	Rm	0000mmmm00100011	Delayed branch, Rm + PC → PC	2	_	Yes	Yes	Yes
BSR	label	1011dddddddddddd	Delayed branch, PC $\rightarrow$ PR, disp $\times$ 2 + PC $\rightarrow$ PC	2	_	Yes	Yes	Yes
BSRF	Rm	0000mmmm00000011	Delayed branch, $PC \rightarrow PR$ , $Rm + PC \rightarrow PC$	2	_	Yes	Yes	Yes
JMP	@Rm	0100mmmm00101011	Delayed branch, $Rm \rightarrow PC$	2	_	Yes	Yes	Yes
JSR	@Rm	0100mmmm00001011	Delayed branch, PC $\rightarrow$ PR, Rm $\rightarrow$ PC	2	_	Yes	Yes	Yes
JSR/N	@Rm	0100mmmm01001011	$PC-2 \rightarrow PR, Rm \rightarrow PC$	3				Yes
JSR/N	@ @ (disp8,TBR)	10000011dddddddd	$PC-2 \rightarrow PR$ , $(disp \times 4 + TBR) \rightarrow PC$	5	_			Yes
RTS		0000000000001011	Delayed branch, $PR \rightarrow PC$	2	_	Yes	Yes	Yes
RTS/N		000000001101011	$PR \to PC$	3	_			Yes
RTV/N	Rm	0000mmmm01111011	$Rm \rightarrow R0, PR \rightarrow PC$	3	_			Yes

Note: \* One cycle when the program does not branch.



## **2.4.7** System Control Instructions

**Table 2.16 System Control Instructions** 

Instruction   Instruction Code					Execu-		Co	mpatib	oility
CLRT         000000000000000000         0 → T         1         0         Yes         Yes         Yes           CLRMAC         0000000000101000         0 → MACH,MACL         1         —         Yes         Yes           LDBANK         @Rm,R0         0100mmm11100101         (Specified register bank entry)         6         —         Yes           LDC         Rm,SR         0100mmm11100101         Rm → SR         3         LSB         Yes         Yes           LDC         Rm,TBR         0100mmm01001110         Rm → TBR         1         —         Yes         Yes           LDC         Rm,GBR         0100mmm00011110         Rm → VBR         1         —         Yes         Yes           LDC         Rm,WBR         0100mmm00010111         Rm → VBR         1         —         Yes         Yes           LDC.L         @Rm+,GBR         0100mmm00001011         (Rm) → SR, Rm + 4 → Rm         1         —         Yes         Yes         Yes           LDC.L         @Rm+,GBR         0100mmm00010111         (Rm) → YBR, Rm + 4 → Rm         1         —         Yes							-		
CLRMAC         0000000000101000         0 → MACH,MACL         1         —         Yes         Yes         Yes           LDBANK         @Rm,R0         0100mmmm11100101         (Specified register bank entry) 6 → R0         —         —         Yes           LDC         Rm,SR         0100mmmm00001110         Rm → SR         3         LSB         Yes         Yes           LDC         Rm,TBR         0100mmmm01001010         Rm → TBR         1         —         Yes         Yes           LDC         Rm,GBR         0100mmm00011110         Rm → GBR         1         —         Yes         Yes           LDC         Rm,VBR         0100mmm000010111         Rm → VBR         1         —         Yes         Yes           LDC.L         @Rm+,SR         0100mmm000010111         (Rm) → SR, Rm + 4 → Rm         1         —         Yes         Yes           LDC.L         @Rm+,GBR         0100mmm000010111         (Rm) → SR, Rm + 4 → Rm         1         —         Yes         Yes           LDC.L         @Rm+,GBR         0100mmm000010111         (Rm) → MACH         1         —         Yes         Yes           LDS.L         @Rm,MACH         0100mmm00010110         Rm → ARCH         1	Instructio	n	Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A
LDBANK         @Rm,R0         0100mmm11100101         (Specified register bank entry) → R0         6         —         Yes           LDC         Rm,SR         0100mmm110000110         Rm → SR         3         LSB         Yes         Yes           LDC         Rm,TBR         0100mmm00010110         Rm → TBR         1         —         Yes         Yes           LDC         Rm,GBR         0100mmm000101110         Rm → GBR         1         —         Yes         Yes           LDC         Rm,VBR         0100mmm000101110         Rm → VBR         1         —         Yes         Yes           LDC.L         @Rm+,SR         0100mmm000000111         (Rm) → SR, Rm + 4 → Rm         5         LSB         Yes         Yes           LDC.L         @Rm+,GBR         0100mmm00001011         (Rm) → VBR, Rm + 4 → Rm         1         —         Yes         Yes           LDS         Rm,MACH         0100mmm00001010         Rm → MACH         1         —         Yes         Yes           LDS         Rm,MACL         0100mmm00001010         Rm → PR         1         —         Yes         Yes           LDS         Rm,MACL         0100mmm000001010         (Rm) → MACL         1         —	CLRT		000000000001000	$0 \rightarrow T$	1	0	Yes	Yes	Yes
LDC         Rm,SR         0100mmman00001110         Rm → SR         3         LSB         Yes         Yes           LDC         Rm,TBR         0100mmman01001010         Rm → TBR         1         —         Yes           LDC         Rm,GBR         0100mmman00011110         Rm → GBR         1         —         Yes         Yes           LDC         Rm,VBR         0100mmman00101111         Rm → VBR         1         —         Yes         Yes           LDC.L         @Rm+,SR         0100mmman00000111         (Rm) → SR, Rm + 4 → Rm         5         LSB         Yes         Yes           LDC.L         @Rm+,GBR         0100mmman00010111         (Rm) → SR, Rm + 4 → Rm         1         —         Yes         Yes           LDC.L         @Rm+,GBR         0100mmman00010111         (Rm) → VBR, Rm + 4 → Rm         1         —         Yes         Yes           LDS         Rm,MACH         0100mmman00001010         Rm → MACH         1         —         Yes         Yes           LDS         Rm,MACL         0100mmman00001101         Rm → PR         1         —         Yes         Yes           LDS         Rm,MACL         0100mmman00000110         (Rm) → MACH, Rm + 4 → Rm         1 <t< td=""><td>CLRMAC</td><td></td><td>000000000101000</td><td><math>0 \rightarrow MACH, MACL</math></td><td>1</td><td>_</td><td>Yes</td><td>Yes</td><td>Yes</td></t<>	CLRMAC		000000000101000	$0 \rightarrow MACH, MACL$	1	_	Yes	Yes	Yes
LDC         Rm,TBR         0100mmm01001010         Rm → TBR         1         —         Yes         Yes           LDC         Rm,GBR         0100mmm00011110         Rm → GBR         1         —         Yes         Yes           LDC         Rm,VBR         0100mmm000101110         Rm → VBR         1         —         Yes         Yes           LDC.L         @Rm+,SR         0100mmm00001011         (Rm) → SR, Rm + 4 → Rm         5         LSB         Yes         Yes           LDC.L         @Rm+,GBR         0100mmm00101011         (Rm) → GBR, Rm + 4 → Rm         1         —         Yes         Yes           LDC.L         @Rm+,VBR         0100mmm00101011         (Rm) → VBR, Rm + 4 → Rm         1         —         Yes         Yes           LDS         Rm,MACH         0100mmm00011010         Rm → MACH         1         —         Yes         Yes           LDS         Rm,PR         0100mmmm000101010         Rm → PR         1         —         Yes         Yes           LDS.L         @Rm+,MACH         0100mmmm00000110         (Rm) → MACL, Rm + 4 → Rm         1         —         Yes         Yes           LDS.L         @Rm+,MACL         0100mmmm00010010         (Rm) → MACL, Rm + 4 → Rm	LDBANK	@Rm,R0	0100mmmm11100101		6	_			Yes
LDC         Rm,GBR         0100mmm00011110         Rm → GBR         1         — Yes Yes Yes         Yes           LDC         Rm,VBR         0100mmm00101110         Rm → VBR         1         — Yes Yes Yes         Yes           LDC.L         @Rm+,SR         0100mmm00000111         (Rm) → SR, Rm + 4 → Rm         5         LSB Yes Yes         Yes           LDC.L         @Rm+,GBR         0100mmm00010111         (Rm) → GBR, Rm + 4 → Rm         1         — Yes Yes         Yes           LDC.L         @Rm+,VBR         0100mmm00100101         (Rm) → VBR, Rm + 4 → Rm         1         — Yes Yes Yes         Yes           LDS         Rm,MACH         0100mmm0001010         Rm → MACH         1         — Yes Yes Yes         Yes           LDS         Rm,MACL         0100mmm00101010         Rm → PR         1         — Yes Yes Yes         Yes           LDS.L         @Rm+,MACL         0100mmm00101010         (Rm) → MACH, Rm + 4 → Rm         1         — Yes Yes Yes         Yes           LDS.L         @Rm+,MACL         0100mmm00101010         (Rm) → MACH, Rm + 4 → Rm         1         — Yes Yes Yes         Yes           LDS.L         @Rm+,PR         0100mmm001001010         (Rm) → MACH, Rm + 4 → Rm         1         — Yes Yes Yes         Yes	LDC	Rm,SR	0100mmmm00001110	$Rm \to SR$	3	LSB	Yes	Yes	Yes
LDC         Rm,VBR         0100mmm00101110         Rm → VBR         1         — Yes Yes Yes         Yes         Yes           LDC.L         @Rm+,SR         0100mmm00000111         (Rm) → SR, Rm + 4 → Rm         5         LSB Yes Yes         Yes         Yes           LDC.L         @Rm+,GBR         0100mmm00010111         (Rm) → GBR, Rm + 4 → Rm         1         — Yes Yes         Yes           LDC.L         @Rm+,VBR         0100mmm00010011         (Rm) → VBR, Rm + 4 → Rm         1         — Yes Yes         Yes           LDS         Rm,MACH         0100mmm00010101         Rm → MACH         1         — Yes Yes Yes         Yes           LDS         Rm,MACL         0100mmm00010100         Rm → PR         1         — Yes Yes Yes         Yes           LDS.L         @Rm+,MACH         0100mmm00000010         (Rm) → MACH, Rm + 4 → Rm         1         — Yes Yes Yes         Yes           LDS.L         @Rm+,MACL         0100mmm00001010         (Rm) → PR, Rm + 4 → Rm         1         — Yes Yes Yes         Yes           LDS.L         @Rm+,PR         0100mmm00001010         (Rm) → PR, Rm + 4 → Rm         1         — Yes Yes Yes         Yes           NOP         0000000000001010         No operation         1         — Yes Yes Yes	LDC	Rm,TBR	0100mmmm01001010	$Rm \to TBR$	1	_			Yes
LDC.L         @Rm+,SR         0100mmmm00000111         (Rm) → SR, Rm + 4 → Rm         5         LSB         Yes         Yes         Yes           LDC.L         @Rm+,GBR         0100mmmm0010111         (Rm) → GBR, Rm + 4 → Rm         1         —         Yes         Yes         Yes           LDC.L         @Rm+,VBR         0100mmmm00100111         (Rm) → VBR, Rm + 4 → Rm         1         —         Yes         Yes         Yes           LDS         Rm,MACH         0100mmmm0001010         Rm → MACH         1         —         Yes         Yes         Yes           LDS         Rm,MACL         0100mmmm00101010         Rm → MACL         1         —         Yes         Yes         Yes           LDS.L         @Rm+,MACH         0100mmmm00101010         (Rm) → MACH, Rm + 4 → Rm         1         —         Yes         Yes         Yes           LDS.L         @Rm+,MACL         0100mmmm00101010         (Rm) → MACL, Rm + 4 → Rm         1         —         Yes         Yes         Yes           LDS.L         @Rm+,PR         0100mmmm00101010         (Rm) → PR, Rm + 4 → Rm         1         —         Yes         Yes         Yes           NOP         0000000000010101         Roote All All All All All All All All All Al	LDC	Rm,GBR	0100mmmm00011110	$Rm \to GBR$	1	_	Yes	Yes	Yes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDC	Rm,VBR	0100mmmm00101110	$Rm \to VBR$	1	_	Yes	Yes	Yes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDC.L	@Rm+,SR	0100mmmm00000111	$(Rm) \rightarrow SR,  Rm + 4 \rightarrow Rm$	5	LSB	Yes	Yes	Yes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDC.L	@Rm+,GBR	0100mmmm00010111	$(Rm) \rightarrow GBR,Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDC.L	@Rm+,VBR	0100mmmm00100111	$(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDS	Rm,MACH	0100mmmm00001010	$Rm \to MACH$	1	_	Yes	Yes	Yes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDS	Rm,MACL	0100mmmm00011010	$Rm \to MACL$	1	_	Yes	Yes	Yes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDS	Rm,PR	0100mmmm00101010	$Rm \to PR$	1	_	Yes	Yes	Yes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDS.L	@Rm+,MACH	0100mmmm00000110	$(Rm) \rightarrow MACH,  Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
NOP         00000000000000001001         No operation         1         —         Yes         Yes           RESBANK         0000000001011011         Bank → R0 to R14, GBR, MACL, PR         9*         —         Yes           RTE         0000000000101011         Delayed branch, stack area → PC/SR         6         —         Yes         Yes           SETT         000000000011000         1 → T         1         1         Yes         Yes           SLEEP         000000000011011         Sleep         5         —         Yes         Yes           STBANK         R0,@Rn         0100nnnn11100001         R0 → respectified register bank entry)         7         —         Yes           STC         SR,Rn         0000nnnn00000010         SR → Rn         2         —         Yes         Yes	LDS.L	@Rm+,MACL	0100mmmm00010110	$(Rm) \rightarrow MACL,  Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
RESBANK         0000000001011011         Bank $\to$ R0 to R14, GBR, MACH, MACL, PR         9*         —         Yes           RTE         000000000101011         Delayed branch, stack area $\to$ PC/SR         6         —         Yes         Yes           SETT         000000000011000         1 $\to$ T         1         1         Yes         Yes           SLEEP         000000000011011         Sleep         5         —         Yes         Yes           STBANK         R0,@Rn         0100nnnn11100001         R0 $\to$ (specified register bank entry)         7         —         Yes           STC         SR,Rn         0000nnnn00000010         SR $\to$ Rn         2         —         Yes         Yes	LDS.L	@Rm+,PR	0100mmmm00100110	$(Rm) \rightarrow PR,  Rm + 4 \rightarrow Rm$	1	_	Yes	Yes	Yes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	NOP		0000000000001001	No operation	1	_	Yes	Yes	Yes
stack area → PC/SR         SETT       000000000011000       1 → T       1       1       Yes       Yes       Yes         SLEEP       000000000011011       Sleep       5       —       Yes       Yes         STBANK       R0,@Rn       0100nnnn11100001       R0 → (specified register bank entry)       7       —       Yes         STC       SR,Rn       0000nnnn00000010       SR → Rn       2       —       Yes       Yes	RESBANK	(	000000001011011		9*	_			Yes
SLEEP         0000000000011011         Sleep         5         —         Yes         Yes           STBANK         R0,@Rn         0100nnnn11100001         R0 $\rightarrow$ (specified register bank entry)         7         —         Yes           STC         SR,Rn         0000nnnn00000010         SR $\rightarrow$ Rn         2         —         Yes         Yes	RTE		000000000101011	•	6	_	Yes	Yes	Yes
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	SETT		000000000011000	1 → T	1	1	Yes	Yes	Yes
	SLEEP		000000000011011	Sleep	5	_	Yes	Yes	Yes
	STBANK	R0,@Rn	0100nnnn11100001		7	_			Yes
STC         TBR,Rn         0000nnnn01001010         TBR → Rn         1         —         Yes	STC	SR,Rn	0000nnnn00000010	$SR \rightarrow Rn$	2		Yes	Yes	Yes
	STC	TBR,Rn	0000nnnn01001010	$TBR \to Rn$	1	_			Yes

				Execu-		Compatibility			
Instruction	on	Instruction Code	Operation	tion Cycles	T Bit	SH2, SH2E	SH4	SH-2A	
STC	GBR,Rn	0000nnnn00010010	$GBR \to Rn$	1	_	Yes	Yes	Yes	
STC	VBR,Rn	0000nnnn00100010	$VBR \to Rn$	1	_	Yes	Yes	Yes	
STC.L	SR,@-Rn	0100nnnn00000011	$Rn\text{-}4\toRn,SR\to(Rn)$	2	_	Yes	Yes	Yes	
STC.L	GBR,@-Rn	0100nnnn00010011	$Rn\text{-}4\toRn,GBR\to(Rn)$	1	_	Yes	Yes	Yes	
STC.L	VBR,@-Rn	0100nnnn00100011	$Rn\text{-}4\toRn,VBR\to(Rn)$	1	_	Yes	Yes	Yes	
STS	MACH,Rn	0000nnnn00001010	$MACH \to Rn$	1	_	Yes	Yes	Yes	
STS	MACL,Rn	0000nnnn00011010	$MACL \to Rn$	1	_	Yes	Yes	Yes	
STS	PR,Rn	0000nnnn00101010	$PR \to Rn$	1	_	Yes	Yes	Yes	
STS.L	MACH,@-Rn	0100nnnn00000010	$Rn\text{-}4 \to Rn,MACH \to (Rn)$	1	_	Yes	Yes	Yes	
STS.L	MACL,@-Rn	0100nnnn00010010	$Rn\text{-}4 \to Rn,MACL \to (Rn)$	1	_	Yes	Yes	Yes	
STS.L	PR,@-Rn	0100nnnn00100010	$Rn\text{-}4\toRn,PR\to(Rn)$	1	_	Yes	Yes	Yes	
TRAPA	#imm	11000011iiiiiiii	$PC/SR \rightarrow stack area,$ (imm × 4 + VBR) $\rightarrow PC$	5	_	Yes	Yes	Yes	

Notes: 1. Instruction execution cycles: The execution cycles shown in the table are minimums. In practice, the number of instruction execution states in cases such as the following:

- a. When there is a conflict between an instruction fetch and a data access
- b. When the destination register of a load instruction (memory  $\rightarrow$  register) is the same as the register used by the next instruction.
- \* In the event of bank overflow, the number of cycles is 19.

## 2.4.8 Bit Manipulation Instructions

**Table 2.17 Bit Manipulation Instructions** 

				Execu-		Compatibility		bility
				tion		SH2,		
Instruction		Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A
BAND.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) & T $\rightarrow$	3	Ope-			Yes
		0100dddddddddddd			ration result			
BANDNOT.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	~(imm of (disp + Rn)) & T $\rightarrow$ T	3	Ope-			Yes
		1100dddddddddddd			ration result			
BCLR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$0 \rightarrow \text{(imm of (disp + Rn))}$	3	_			Yes
		0000dddddddddddd						
BCLR	#imm3,Rn	10000110nnnn0iii	$0 \rightarrow \text{imm of Rn}$	1				Yes
BLD.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$(imm\;of\;(disp+Rn))\to$	3	Ope-			Yes
		0011dddddddddddd			ration result			
BLD	#imm3,Rn	10000111nnnn1iii	imm of Rn $\rightarrow$ T	1	Ope-			Yes
					ration result			
BLDNOT.B	#imm3,@(disp12,Rn)	0011nnnn0;;;1001	~(imm of (disp + Rn))	3	Ope-			Yes
DEDITO1.D	######################################	1011dddddddddddd	$\rightarrow$ T	3	ration			163
		IVIIdadadadadada			result			
BOR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	( imm of (disp + Rn))   T $\rightarrow$ T	3	Ope-			Yes
		0101dddddddddddd			ration result			
BORNOT.B	#imm3,@(disp12,Rn)	00115550111001	~( imm of (disp + Rn)) $\mid T \rightarrow T$	2	Ope-			Yes
DOT INOT.D	######################################	1101dddddddddddd	~(	3	ration			163
		IIVIadadadadadada			result			
BSET.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	1 $\rightarrow$ ( imm of (disp + Rn))	3	_			Yes
		0001dddddddddddd						
BSET	#imm3,Rn	10000110nnnn1iii	$1 \rightarrow \text{imm of Rn}$	1	_			Yes
BST.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	$T \rightarrow \text{(imm of (disp + Rn))}$	3	_			Yes
		0010dddddddddddd						
BST	#imm3,Rn	10000111nnnn0iii	$T \to imm \; of \; Rn$	1	_			Yes

				Execu-		Compatibility		bility
				tion		SH2,		
Instruction		Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A
BXOR.B	#imm3,@(disp12,Rn)	0011nnnn0iii1001	(imm of (disp + Rn)) $^{\wedge}$ T $\rightarrow$ T	3	Ope-			Yes
		0110ddddddddddddd			ration result			

## 2.5 Processing States

The CPU has five processing states: reset, exception handling, bus-released, program execution, and power-down. Figure 2.6 shows the transitions between the states.




Figure 2.6 Transitions between Processing States



REJ09B0191-0200

#### **(1) Reset State**

In the reset state, the CPU is reset. There are two kinds of reset, power-on reset and manual reset.

#### **(2) Exception Handling State**

The exception handling state is a transient state that occurs when exception handling sources such as resets or interrupts alter the CPU's processing state flow.

For a reset, the initial values of the program counter (PC) (execution start address) and stack pointer (SP) are fetched from the exception handling vector table and stored; the CPU then branches to the execution start address and execution of the program begins.

For an interrupt, the stack pointer (SP) is accessed and the program counter (PC) and status register (SR) are saved to the stack area. The exception service routine start address is fetched from the exception handling vector table; the CPU then branches to that address and the program starts executing, thereby entering the program execution state.

#### **(3) Program Execution State**

In the program execution state, the CPU sequentially executes the program.

#### **(4) Power-Down State**

In the power-down state, the CPU stops operating to reduce power consumption. The SLEEP instruction places the CPU in the sleep mode or the software standby mode.

#### **(5) Bus-Released State**

In the bus-released state, the CPU releases bus to a device that has requested it.



# Section 3 Clock Pulse Generator (CPG)

This LSI has a clock pulse generator (CPG) that generates an internal clock ( $I\phi$ ), a peripheral clock ( $P\phi$ ), a bus clock ( $B\phi$ ), and an MTU clock ( $M\phi$ ). The CPG consists of a crystal oscillator, PLL circuits, and divider circuits.

### 3.1 Features

• Two clock operating modes

The mode is selected from among the two clock operating modes by the selection of the following three conditions: the frequency-divisor in use, whether the PLLs are on or off, and whether the internal crystal resonator or the input on the external clock-signal line is used.

- Four clocks generated independently
  - An internal clock (I $\phi$ ) for the CPU and cache; a peripheral clock (P $\phi$ ) for the on-chip peripheral modules; a bus clock (B $\phi$  = CKIO) for the external bus interface; an MTU clock (M $\phi$ ) for the MTU2S module.
- Frequency change function
  - Internal and peripheral clock frequencies can be changed independently using the PLL (phase locked loop) circuits and divider circuits within the CPG. Frequencies are changed by software using frequency control register (FRQCR) settings.
- Power-down mode control
  - The clock can be stopped for sleep mode and software standby mode, and specific modules can be stopped using the module standby function. For details on clock control in the power-down modes, see section 22, Power-Down Modes.

Figure 3.1 shows a block diagram of the clock pulse generator.




Figure 3.1 Block Diagram of Clock Pulse Generator

The clock pulse generator blocks function as follows:

### (1) PLL Circuit 1

PLL circuit 1 multiplies the input clock frequency from the CKIO pin by 1, 2, 3, 4, 6, or 8. The multiplication rate is set by the frequency control register. When this is done, the phase of the rising edge of the internal clock is controlled so that it will agree with the phase of the rising edge of the CKIO pin.

### (2) PLL Circuit 2

PLL circuit 2 multiplies the input clock frequency from the crystal oscillator or EXTAL pin by 4. The multiplication rate is fixed according to the clock operating mode. The clock operating mode is specified by the MD\_CLK0 and MD\_CLK2 pins. For details on the clock operating mode, see table 3.2.

### (3) Crystal Oscillator

The crystal oscillator is an oscillation circuit in which a crystal resonator is connected to the XTAL pin or EXTAL pin. This can be used according to the clock operating mode.

### (4) Divider 1

Divider 1 generates a clock signal at the operating frequency used by the internal or peripheral clock. The operating frequency can be 1, 1/2, 1/3, 1/4, 1/6, 1/8, or 1/12 times the output frequency of PLL circuit 1, as long as it stays at or above the clock frequency of the CKIO pin. The division ratio is set in the frequency control register (FRQCR).

## (5) Divider 2

Divider 2 generates a clock signal at the operating frequency used by the MTU2S. The operating frequency of the MTU2S can be 1, 1/2, 1/3, or 1/4 times the output frequency of PLL circuit 1, while it is an integer multiple of the peripheral clock (P $\phi$ ). The division ratio is set by the MTU clock frequency control register.

## (6) Clock Frequency Control Circuit

The clock frequency control circuit controls the clock frequency using the MD\_CLK0 and MD\_CLK2 pins and the frequency control register (FRQCR).



#### **(7) Standby Control Circuit**

The standby control circuit controls the states of the clock pulse generator and other modules during clock switching, or sleep or software standby mode.

#### **(8)** Frequency Control Register (FRQCR)

The frequency control register (FRQCR) has control bits assigned for the following functions: clock output/non-output from the CKIO pin during software standby mode, the frequency multiplication ratio of PLL circuit 1, and the frequency division ratio of the internal clock and the peripheral clock (P\psi).

#### **(9)** MTU Clock Frequency Control Register (MCLKCR)

The MTU clock frequency control register (MCLKCR) has control bits assigned for the following functions: MTU clock output/non-output and the frequency division ratio.

## (10) Standby Control Register

The standby control register has bits for controlling the power-down modes. See section 22, Power-Down Modes, for more information.



# 3.2 Input/Output Pins

Table 3.1 lists the clock pulse generator pins and their functions.

Table 3.1 Pin Configuration and Functions of the Clock Pulse Generator

Pin Name	Symbol	I/O	Function (Clock Operating Mode 2)	Function (Clock Operating Mode 7)
Mode control pins	MD_CLK0	Input	Sets the clock operating mode.	Sets the clock operating mode.
	MD_CLK2	Input	Sets the clock operating mode.	Sets the clock operating mode.
Crystal input/output pins (clock input pins)	XTAL	Output	Connected to the crystal resonator. (Leave this pin open when the crystal resonator is not in use.)	Leave this pin open.
	EXTAL	Input	Connected to the crystal resonator or used to input an external clock.	Pull-up this pin.
Clock input/output pin	CKIO	I/O	Clock output pin.	Clock input pin.

## 3.3 Clock Operating Modes

Table 3.2 shows the relationship between the combinations of the mode control pins (MD\_CLK2 and MD\_CLK0) and the clock operating modes. Table 3.3 shows the usable frequency ranges in the clock operating modes.

**Table 3.2** Clock Operating Modes

	Pin \	/alues	Clock I/O		_ PLL Circuit 2	PLL Circuit 1	
Mode	lode MD_CLK2 MD_CLK0		Source Output		On/Off	On/Off	CKIO Frequency
2	0	0	EXTAL or crystal resonator	CKIO	ON (×4)	ON (×1, 2, 3, 4)	(EXTAL or crystal resonator) ×4
7	1	1	CKIO	_	OFF	ON (×1, 2, 3, 4, 6, 8)	(CKIO)

### Mode 2

The frequency of the signal received from the EXTAL pin or crystal resonator LSI is quadrupled by the PLL circuit 2 before it is supplied as the clock signal. This enables to use the external clock of lower frequency. Either a crystal resonator with a frequency in the range from 10 to 16.67 MHz or an external signal in the same frequency range input on the EXTAL pin may be used. The frequency range of CKIO is from 40 to 66.67 MHz.

### • Mode 7

In mode 7, the CKIO pin functions as an input pin and draws an external clock signal. The PLL circuit 1 shapes its waveform and the setting of the frequency control register multiplies its frequency before the clock enters the LSI. For reduced current and hence power consumption, pull up the EXTAL pin and open the XTAL pin when the LSI is used in mode 7.

 Table 3.3
 Relationship between Clock Operating Mode and Frequency Range

Clock			equency tiplier	Ratio of  Internal Clock Selectable Frequency Range (MHz)						
Operating Mode	FRQCR Setting	PLL Circuit 1	PLL Circuit 2	Frequencies (I:B:P)* <sup>1</sup>	Input Clock*2	Output Clock (CKIO Pin)	Internal Clock (I )	Bus Clock (Βφ)	Peripheral Clock (Ρφ)	
2	H'1001	ON (×1)	ON (×4)	4:4:2	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	20 to 33.33	
	H'1002	ON (×1)	ON (×4)	4:4:4/3	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	13.33 to 22.23	
	H'1003	ON (×1)	ON (×4)	4:4:1	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	10 to 16.67	
	H'1004	ON (×1)	ON (×4)	4:4:2/3	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	6.7 to 11.11	
	H'1005	ON (×1)	ON (×4)	4:4:1/2	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	5 to 8.34	
	H'1006	ON (×1)	ON (×4)	4:4:1/3	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	3.33 to 5.56	
	H'1103	ON (×2)	ON (×4)	8:4:2	10 to 16.67	40 to 66.67	80 to 133.36	40 to 66.67	20 to 33.33	
	H'1104	ON (×2)	ON (×4)	8:4:4/3	10 to 16.67	40 to 66.67	80 to 133.36	40 to 66.67	13.33 to 22.23	
	H'1105	ON (×2)	ON (×4)	8:4:1	10 to 16.67	40 to 66.67	80 to 133.36	40 to 66.67	10 to 16.67	
	H'1106	ON (×2)	ON (×4)	8:4:2/3	10 to 16.67	40 to 66.67	80 to 133.36	40 to 66.67	6.7 to 11.11	
	H'1113	ON (×2)	ON (×4)	4:4:2	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	20 to 33.33	
	H'1114	ON (×2)	ON (×4)	4:4:4/3	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	13.33 to 22.23	
	H'1115	ON (×2)	ON (×4)	4:4:1	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	10 to 16.67	
	H'1116	ON (×2)	ON (×4)	4:4:2/3	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	6.7 to 11.11	
	H'120C	ON (×3)	ON (×4)	12:4:2	10 to 16.67	40 to 66.67	120 to 200	40 to 66.67	20 to 33.33	
	H'120E	ON (×3)	ON (×4)	12:4:1	10 to 16.67	40 to 66.67	120 to 200	40 to 66.67	10 to 16.67	
	H'122C	ON (×3)	ON (×4)	4:4:2	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	20 to 33.33	
	H'122E	ON (×3)	ON (×4)	4:4:1	10 to 16.67	40 to 66.67	40 to 66.67	40 to 66.67	10 to 16.67	
	H'1305	ON (×4)	ON (×4)	16:4:2	10 to 12.5	40 to 50	160 to 200	40 to 50	20 to 25	
	H'1306	ON (×4)	ON (×4)	16:4:4/3	10 to 12.5	40 to 50	160 to 200	40 to 50	13.33 to 16.67	
	H'1315	ON (×4)	ON (×4)	8:4:2	10 to 12.5	40 to 50	80 to 100	40 to 50	20 to 25	
	H'1316	ON (×4)	ON (×4)	8:4:4/3	10 to 12.5	40 to 50	80 to 100	40 to 50	13.33 to 16.67	
	H'1335	ON (×4)	ON (×4)	4:4:2	10 to 12.5	40 to 50	40 to 50	40 to 50	20 to 25	
	H'1336	ON (×4)	ON (×4)	4:4:4/3	10 to 12.5	40 to 50	40 to 50	40 to 50	13.33 to 16.67	
7	H'1000	ON (×1)	OFF	1:1:1	20 to 33.33	_	20 to 33.33	20 to 33.33	20 to 33.33	
	H'1001	ON (×1)	OFF	1:1:1/2	20 to 66.67	_	20 to 66.67	20 to 66.67	10 to 33.33	
	H'1002	ON (×1)	OFF	1:1:1/3	20 to 66.67		20 to 66.67	20 to 66.67	6.67 to 22.22	
	H'1003	ON (×1)	OFF	1:1:1/4	20 to 66.67		20 to 66.67	20 to 66.67	5 to 16.67	

Clock			equency tiplier	Ratio of Internal Clock		Selectab	le Frequency Ra	nge (MHz)	
Operating Mode	FRQCR Setting	PLL Circuit 1	PLL Circuit 2	Frequencies (I:B:P)* <sup>1</sup>	Input Clock*2	Output Clock (CKIO Pin)	Internal Clock (Iф)	Bus Clock (B¢)	Peripheral Clock (Pø)
7	H'1004	ON (×1)	OFF	1:1:1/6	20 to 66.67	_	20 to 66.67	20 to 66.67	3.33 to 11.11
	H'1005	ON (×1)	OFF	1:1:1/8	20 to 66.67	_	20 to 66.67	20 to 66.67	2.5 to 8.33
	H'1006	ON (×1)	OFF	1:1:1/12	20 to 66.67	_	20 to 66.67	20 to 66.67	1.67 to 5.56
	H'1101	ON (×2)	OFF	2:1:1	20 to 33.33	_	40 to 66.67	20 to 33.33	20 to 33.33
	H'1103	ON (×2)	OFF	2:1:1/2	20 to 66.67	_	40 to 133.34	20 to 66.67	10 to 33.33
	H'1104	ON (×2)	OFF	2:1:1/3	20 to 66.67	_	40 to 133.34	20 to 66.67	6.67 to 22.22
	H'1105	ON (×2)	OFF	2:1:1/4	20 to 66.67	_	40 to 133.34	20 to 66.67	5 to 16.67
	H'1106	ON (×2)	OFF	2:1:1/6	20 to 66.67	_	40 to 133.34	20 to 66.67	3.33 to 11.11
	H'1111	ON (×2)	OFF	1:1:1	20 to 33.33	_	20 to 33.33	20 to 33.33	20 to 33.33
	H'1113	ON (×2)	OFF	1:1:1/2	20 to 66.67	_	20 to 66.67	20 to 66.67	10 to 33.33
	H'1114	ON (×2)	OFF	1:1:1/3	20 to 66.67	_	20 to 66.67	20 to 66.67	6.67 to 22.22
	H'1115	ON (×2)	OFF	1:1:1/4	20 to 66.67	_	20 to 66.67	20 to 66.67	5 to 16.67
	H'1116	ON (×2)	OFF	1:1:1/6	20 to 66.67	_	20 to 66.67	20 to 66.67	3.33 to 11.11
	H'1202	ON (×3)	OFF	3:1:1	20 to 33.33	_	60 to 100	20 to 33.33	20 to 33.33
	H'1204	ON (×3)	OFF	3:1:1/2	20 to 40	_	60 to 120	20 to 40	10 to 20
	H'120C	ON (×3)	OFF	3:1:1/2	40 to 66.67	_	120 to 200	40 to 66.67	20 to 33.33
	H'1206	ON (×3)	OFF	3:1:1/4	20 to 40	_	60 to 120	20 to 40	5 to 10
	H'120E	ON (×3)	OFF	3:1:1/4	40 to 66.67	_	120 to 200	40 to 66.67	10 to 16.67
	H'1222	ON (×3)	OFF	1:1:1	20 to 33.33	_	20 to 33.33	20 to 33.33	20 to 33.33
	H'1224	ON (×3)	OFF	1:1:1/2	20 to 40	_	20 to 40	20 to 40	10 to 20
	H'122C	ON (×3)	OFF	1:1:1/2	40 to 66.67	_	40 to 66.67	40 to 66.67	20 to 33.33
	H'1226	ON (×3)	OFF	1:1:1/4	20 to 40	_	20 to 40	20 to 40	5 to 10
	H'122E	ON (×3)	OFF	1:1:1/4	40 to 66.67	_	40 to 66.67	40 to 66.67	10 to 16.67
	H'1303	ON (×4)	OFF	4:1:1	20 to 33.33	_	80 to 133.34	20 to 33.33	20 to 33.33
	H'1305	ON (×4)	OFF	4:1:1/2	20 to 50	_	80 to 200	20 to 50	10 to 25
	H'1306	ON (×4)	OFF	4:1:1/3	20 to 50		80 to 200	20 to 50	6.67 to 16.67
	H'1313	ON (×4)	OFF	2:1:1	20 to 33.33		40 to 66.67	20 to 33.33	20 to 33.33
	H'1315	ON (×4)	OFF	2:1:1/2	20 to 50		40 to 100	20 to 50	10 to 25
-	H'1316	ON (×4)	OFF	2:1:1/3	20 to 50	_	40 to 100	20 to 50	6.67 to 16.7

Clock		PLL Frequency Multiplier		Ratio of Internal Clock	Selectable Frequency Range (MHz)					
Operating Mode	FRQCR Setting	PLL Circuit 1	PLL Circuit 2	Frequencies (I:B:P)* <sup>1</sup>	Input Clock*2	Output Clock (CKIO Pin)	Internal Clock (Ιφ)	Bus Clock (Βφ)	Peripheral Clock (Ρφ)	
7	H'1333	ON (×4)	OFF	1:1:1	20 to 33.33	_	20 to 33.33	20 to 33.33	20 to 33.33	
	H'1335	ON (×4)	OFF	1:1:1/2	20 to 50	_	20 to 50	20 to 50	10 to 25	
	H'1336	ON (×4)	OFF	1:1:1/3	20 to 50	_	20 to 50	20 to 50	6.67 to 16.67	
	H'1404	ON (×6)	OFF	6:1:1	20 to 33.33	_	120 to 200	20 to 33.33	20 to 33.33	
	H'1406	ON (×6)	OFF	6:1:1/2	20 to 33.33	_	120 to 200	20 to 33.33	10 to 16.67	
	H'1414	ON (×6)	OFF	3:1:1	20 to 33.33	_	60 to 100	20 to 33.33	20 to 33.33	
	H'1416	ON (×6)	OFF	3:1:1/2	20 to 33.33	_	60 to 100	20 to 33.33	10 to 16.67	
	H'1424	ON (×6)	OFF	2:1:1	20 to 33.33	_	40 to 66.67	20 to 33.33	20 to 33.33	
	H'1426	ON (×6)	OFF	2:1:1/2	20 to 33.33	_	40 to 66.67	20 to 33.33	10 to 16.67	
	H'1444	ON (×6)	OFF	1:1:1	20 to 33.33	_	20 to 33.33	20 to 33.33	20 to 33.33	
	H'1446	ON (×6)	OFF	1:1:1/2	20 to 33.33	_	20 to 33.33	20 to 33.33	10 to 16.67	
	H'1505	ON (×8)	OFF	8:1:1	20 to 25	_	160 to 200	20 to 25	20 to 25	
	H'1515	ON (×8)	OFF	4:1:1	20 to 25	_	80 to 100	20 to 25	20 to 25	
	H'1535	ON (×8)	OFF	2:1:1	20 to 25	_	40 to 50	20 to 25	20 to 25	
	H'1555	ON (×8)	OFF	1:1:1	20 to 25	_	20 to 25	20 to 25	20 to 25	

#### Notes:

- 1. The ratio of clock frequencies, where the input clock frequency is assumed to be 1.
- 2. In mode 2, the frequency of the clock input from the EXTAL pin or the frequency of the crystal resonator. In mode 7, the frequency of the clock input from the CKIO pin.

#### Caution:

- 1. The frequency of the internal clock is the frequency of the signal input to the CKIO pin after multiplication by the frequency-multiplier of PLL circuit 1 and division by the divider's divisor. Do not set a frequency for the internal clock below the frequency of the signal on the CKIO pin.
- 2. The frequency of the peripheral clock is the frequency of the signal input to the CKIO pin after multiplication by the frequency-multiplier of PLL circuit 1 and division by the divider's divisor. Set the frequency of the peripheral clock to 33.33 MHz or below. In addition, do not set a higher frequency for the internal clock than the frequency on the CKIO pin.
- 3. The frequency multiplier of PLL circuit 1 can be selected as  $\times 1$ ,  $\times 2$ ,  $\times 3$ ,  $\times 4$ ,  $\times 6$ , or  $\times 8$ . The divisor of the divider can be selected as  $\times 1$ ,  $\times 1/2$ ,  $\times 1/3$ ,  $\times 1/4$ ,  $\times 1/6$ ,  $\times 1/8$ , or  $\times 1/12$ . The settings are made in the frequency-control register (FRQCR).
- The signal output by PLL circuit 1 is the signal on the CKIO pin multiplied by the frequency multiplier of PLL circuit 1. Ensure that the frequency of the signal from PLL circuit 1 is no more than 200 MHz.



# 3.4 Register Descriptions

The clock pulse generator has the following registers.

**Table 3.4** Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Frequency control register	FRQCR	R/W	H'1003	H'FFFE0010	16
MTU clock frequency control register	MCLKCR	R/W	H'43	H'FFFE0410	8

## **3.4.1** Frequency Control Register (FRQCR)

FRQCR is a 16-bit readable/writable register used to specify whether a clock is output from the CKIO pin in software standby mode, the frequency multiplication ratio of PLL circuit 1, and the frequency division ratio of the internal clock and peripheral clock ( $P\phi$ ). Only word access can be used on FRQCR.

FRQCR is initialized to H'1003 only by a power-on reset. FRQCR retains its previous value by a manual reset or in software standby mode. The previous value is also retained when an internal reset is triggered by an overflow of the WDT.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	CKOEN	-		STC[2:0]		-		IFC[2:0]		RNGS		PFC[2:0]	ı
Initial value:	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	1
R/W:	R	R	R	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 13		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	CKOEN	1	R/W	Clock Output Enable
				Specifies whether a clock is output from the CKIO pin, or whether the CKIO pin is placed in the level-fixed state during standby mode or cancellation of standby mode.
				If this bit is cleared to 0, the CKIO pin is fixed at low during standby mode or cancellation of standby mode. Therefore, the malfunction of an external circuit because of an unstable CKIO clock during cancellation of standby mode can be prevented. In clock operating mode 7, the CKIO pin functions as an input regardless of this bit value.
				O: The CKIO pin is fixed to the low level during standby mode or cancellation of standby mode.  (Clock is output during the period other than standby mode or cancellation of standby mode.)
				Clock is output from CKIO pin (placed in the high- impedance state during standby mode).


Bit	Bit Name	Initial Value	R/W	Description
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	STC[2:0]	000	R/W	Frequency multiplication ratio of PLL circuit 1
				000: × 1 time
				001: × 2 times
				010: × 3 times
				011: × 4 times
				100: × 6 times
				101: × 8 times
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	IFC[2:0]	000	R/W	Internal Clock Frequency Division Ratio
				These bits specify the frequency division ratio of the internal clock with respect to the output frequency of PLL circuit 1.
				000: × 1 time
				001: × 1/2 time
				010: × 1/3 time
				011: × 1/4 time
				100: × 1/6 time
				101: × 1/8 time
3	RNGS	0	R/W	PLL Circuit 1 Output Range Select
				Set this bit according to the output frequency of PLL circuit 1 when the multiplication ratio of PLL circuit 1 is set to 3 times. When any other multiplication ratio is set, clear this bit to 0.
				<ol> <li>Low frequency mode (when output frequency of PLL circuit 1 is 120 MHz or less)</li> </ol>
				High frequency mode     (when multiplication ratio of PLL circuit 1 is 3 times while its output frequency exceeds 120 MHz)

		Initial		
Bit	Bit Name	Value	R/W	Description
2 to 0	PFC[2:0]	011	R/W	Peripheral Clock Frequency Division Ratio
				These bits specify the frequency division ratio of the peripheral clock with respect to the output frequency of PLL circuit 1.
				000: × 1 time
				001: × 1/2 time
				010: × 1/3 time
				011: × 1/4 time
				100: × 1/6 time
				101: × 1/8 time
				110: × 1/12 time

## 3.4.2 MTU Clock Frequency Control Register (MCLKCR)

MCLKCR is an 8-bit readable/writable register. Only byte access can be used on MCLKCR.

MCLKCR is initialized to H'43 only by a power-on reset. MCLKCR retains its previous value by a manual reset or in software standby mode.



Bit	Bit Name	Initial Value	R/W	Description
7, 6	MSSCS[1:0]	01	R/W	Source Clock Select
				These bits select the source clock.
				00: Clock stop
				01: PLL1 output clock
				10: Reserved (setting prohibited)
				11: Reserved (setting prohibited)
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	MSDIVS[1:0]	11	R/W	Division Ratio Select
				These bits specify the frequency division ratio of the source clock. Set these bits so that the output clock is 100 MHz or less, and also an integer multiple of the peripheral clock frequency $(P\phi)$ .
				00: × 1 time
				01: × 1/2 time
				10: × 1/3 time
				11: × 1/4 time

## 3.5 Changing the Frequency

The frequency of the internal clock ( $I\phi$ ) and peripheral clock ( $P\phi$ ) can be changed either by changing the multiplication rate of PLL circuit 1 or by changing the division rates of divider. All of these are controlled by software through the frequency control register (FRQCR). The methods are described below.

### 3.5.1 Changing the Multiplication Rate

A PLL settling time is required when the multiplication rate of PLL circuit 1 is changed. The onchip WDT counts the settling time.

- 1. In the initial state, the multiplication rate of PLL circuit 1 is 1 time.
- 2. Set a value that will become the specified oscillation settling time in the WDT and stop the WDT. The following must be set:

WTCSR.TME = 0: WDT stops

WTCSR.CKS[2:0]: Division ratio of WDT count clock

WTCNT counter: Initial counter value

(The WDT count is incremented using the clock after the setting.)

- 3. Set the desired value in the STC[2:0] bits. The division ratio can also be set in the IFC[2:0] and PFC[2:0] bits.
- 4. This LSI pauses temporarily and the WDT starts incrementing. The internal and peripheral clocks both stop and the WDT is supplied with the clock. The clock will continue to be output at the CKIO pin. This state is the same as software standby mode. Whether or not registers are initialized depends on the module. For details, see section 24.3, Register States in Each Operating Mode.
- 5. Supply of the clock that has been set begins at WDT count overflow, and this LSI begins operating again. The WDT stops after it overflows.

#### 3.5.2 **Changing the Division Ratio**

Counting by the WDT does not proceed if the frequency divisor is changed but the multiplier is not.

- 1. In the initial state, IFC[2:0] = B'000 and PFC[2:0] = B'011.
- 2. Set the desired value in the IFC[2:0] and PFC[2:0] bits. The values that can be set are limited by the clock operating mode and the multiplication rate of PLL circuit 1. Note that if the wrong value is set, this LSI will malfunction.
- 3. After the register bits (IFC[2:0] and PFC[2:0]) have been set, the clock is supplied of the new division ratio.

When executing the SLEEP instruction after the frequency has been changed, be sure to Note: read the frequency control register (FRQCR) three times before executing the SLEEP instruction.

# 3.6 Notes on Board Design

#### 3.6.1 Note on Inputting External Clock

Figure 3.2 is an example of connecting the external clock input. When putting the XTAL pin in open state, make sure the parasitic capacitance is less than or equal to 10 pF. To stably input the external clock with enough PLL stabilizing time at power on or releasing the standby, wait longer than the oscillation stabilizing time.




Figure 3.2 Example of Connecting External Clock

For details on input conditions of the external clock, see section 25.4.1, Clock Timing.

# 3.6.2 Note on Using an External Crystal Resonator

Place the crystal resonator and capacitors CL1 and CL2 as close to the XTAL and EXTAL pins as possible. In addition, to minimize induction and thus obtain oscillation at the correct frequency, the capacitors to be attached to the resonator must be grounded to the same ground. Do not bring wiring patterns close to these components.




Figure 3.3 Note on Using a Crystal Resonator

#### 3.6.3 **Note on Resonator**

Since various characteristics related to the resonator are closely linked to the user's board design, thorough evaluation is necessary on the user's part, using the resonator connection examples shown in this section as a guide. As the parameters for the oscillation circuit will depend on the floating capacitance of the resonator and the user board, the parameters should be determined in consultation with the resonator manufacturer. The design must ensure that a voltage exceeding the maximum rating is not applied to the resonator pin.

#### 3.6.4 **Note on Bypass Capacitor**

A multilayer ceramic capacitor should be inserted for each pair of Vss and Vcc as a bypass capacitor as many as possible. The bypass capacitor must be inserted as close to the power supply pins of the LSI as possible. Note that the capacitance and frequency characteristics of the bypass capacitor must be appropriate for the operating frequency of the LSI.

#### 3.6.5 **Note on Using a PLL Oscillation Circuit**

In the PLLVcc and PLLVss connection pattern for the PLL, signal lines from the board power supply pins must be as short as possible and pattern width must be as wide as possible to reduce inductive interference.

In clock operating mode 7, the EXTAL pin is pulled up and the XTAL pin is left open.

Since the analog power supply pins of the PLL are sensitive to the noise, the system may malfunction due to inductive interference at the other power supply pins. To prevent such malfunction, the analog power supply pin Vcc and digital power supply pin PVcc should not supply the same resources on the board if at all possible.




Figure 3.4 Note on Using a PLL Oscillation Circuit

# Section 4 Exception Handling

### 4.1 Overview

## **4.1.1** Types of Exception Handling and Priority

Exception handling is started by sources, such as resets, address errors, register bank errors, interrupts, and instructions. Table 4.1 shows their priorities. When several exception handling sources occur at once, they are processed according to the priority shown.

**Table 4.1** Types of Exception Handling and Priority Order

Туре	<b>Exception Handling</b>		Priority		
Reset	Power-on reset				
	Manual reset		_		
Address	CPU address error		_		
error	DMAC address error				
Instruction	Integer division exception (di	vision by zero)	_		
	Integer division exception (ov	rerflow)	_		
Register	Bank underflow		_		
bank error	Bank overflow				
Interrupt	NMI				
	User break				
	H-UDI				
	IRQ				
	PINT				
	On-chip peripheral modules	A/D converter (ADC)	_		
		Direct memory access controller (DMAC)	_		
		Compare match timer (CMT)	_		
		Bus state controller (BSC)	_		
		Watchdog timer (WDT)	_		
		Multi-function timer pulse unit 2 (MTU2)	_		
		Port output enable 2 (POE2): OEI1 and OEI2 interrupts	Low		

Туре	<b>Exception Handling</b>		Priority
Interrupt	On-chip peripheral modules	Multi-function timer pulse unit 2S (MTU2S)	High
		Port output enable 2 (POE2): OEI3 interrupt	_
		I <sup>2</sup> C bus interface 3 (IIC3)	_
		Serial communication interface with FIFO (SCIF)	_
Instruction	Trap instruction (TRAPA instruction)		_
	General illegal instructions (undefined code)		_
	Slot illegal instructions (undefined code placed directly after a delayed branch instruction* <sup>1</sup> , instructions that rewrite the PC* <sup>2</sup> , 32-bit instructions* <sup>3</sup> , RESBANK instruction, DIVS instruction, and DIVU instruction)		Low

Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF.

- 2. Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, JSR/N, RTV/N.
- 3. 32-bit instructions: BAND.B, BANDNOT.B, BCLR.B, BLD.B, BLDNOT.B, BOR.B, BORNOT.B, BSET.B, BST.B, BXOR.B, MOV.B@disp12, MOV.W@disp12, MOV.L@disp12, MOVI20, MOVI20S, MOVU.B, MOVU.W.

# 4.1.2 Exception Handling Operations

The exception handling sources are detected and begin processing according to the timing shown in table 4.2.

Table 4.2 Timing of Exception Source Detection and Start of Exception Handling

Exception	Source	Timing of Source Detection and Start of Handling
Reset	Power-on reset	Starts when the RES pin changes from low to high, when the H-UDI reset negate command is set after the H-UDI reset assert command has been set, or when the WDT overflows.
	Manual reset	Starts when the $\overline{\text{MRES}}$ pin changes from low to high or when the WDT overflows.
Address error		Detected when instruction is decoded and starts when the previous executing instruction finishes executing.
Interrupts		Detected when instruction is decoded and starts when the previous executing instruction finishes executing.
Register bank error	Bank underflow	Starts upon attempted execution of a RESBANK instruction when saving has not been performed to register banks.
	Bank overflow	In the state where saving has been performed to all register bank areas, starts when acceptance of register bank overflow exception has been set by the interrupt controller (the BOVE bit in IBNR of the INTC is 1) and an interrupt that uses a register bank has occurred and been accepted by the CPU.
Instructions	Trap instruction	Starts from the execution of a TRAPA instruction.
	General illegal instructions	Starts from the decoding of undefined code anytime except immediately after a delayed branch instruction (delay slot).
	Slot illegal instructions	Starts from the decoding of undefined code placed immediately after a delayed branch instruction (delay slot), of instructions that rewrite the PC, of 32-bit instructions, of the RESBANK instruction, of the DIVS instruction, or of the DIVU instruction.
	Integer division instructions	Starts when detecting division-by-zero exception or overflow exception caused by division of the negative maximum value (H'80000000) by $-1$ .



When exception handling starts, the CPU operates as follows:

#### **(1) Exception Handling Triggered by Reset**

The initial values of the program counter (PC) and stack pointer (SP) are fetched from the exception handling vector table (PC and SP are respectively the H'00000000 and H'00000004 addresses for power-on resets and the H'00000008 and H'0000000C addresses for manual resets). See section 4.1.3, Exception Handling Vector Table, for more information. The vector base register (VBR) is then initialized to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized. The BN bit in IBNR of the interrupt controller (INTC) is also initialized to 0. The program begins running from the PC address fetched from the exception handling vector table.

#### **(2)** Exception Handling Triggered by Address Errors, Register Bank Errors, Interrupts, and Instructions

SR and PC are saved to the stack indicated by R15. In the case of interrupt exception handling other than NMI or user breaks with usage of the register banks enabled, general registers R0 to R14, control register GBR, system registers MACH, MACL, and PR, and the vector table address offset of the interrupt exception handling to be executed are saved to the register banks. In the case of exception handling due to an address error, register bank error, NMI interrupt, user break interrupt, or instruction, saving to a register bank is not performed. When saving is performed to all register banks, automatic saving to the stack is performed instead of register bank saving. In this case, an interrupt controller setting must have been made so that register bank overflow exceptions are not accepted (the BOVE bit in IBNR of the INTC is 0). If a setting to accept register bank overflow exceptions has been made (the BOVE bit in IBNR of the INTC is 1), register bank overflow exception will be generated. In the case of interrupt exception handling, the interrupt priority level is written to the I3 to I0 bits in SR. In the case of exception handling due to an address error or instruction, the I3 to I0 bits are not affected. The exception service routine start address is then fetched from the exception handling vector table and the program begins running from that address.



### 4.1.3 Exception Handling Vector Table

Before exception handling begins running, the exception handling vector table must be set in memory. The exception handling vector table stores the start addresses of exception service routines. (The reset exception handling table holds the initial values of PC and SP.)

All exception sources are given different vector numbers and vector table address offsets, from which the vector table addresses are calculated. During exception handling, the start addresses of the exception service routines are fetched from the exception handling vector table, which is indicated by this vector table address.

Table 4.3 shows the vector numbers and vector table address offsets. Table 4.4 shows how vector table addresses are calculated.

**Table 4.3** Exception Handling Vector Table

Exception Sources		Vector Numbers	Vector Table Address Offset
Power-on reset PC		0	H'00000000 to H'00000003
	SP	1	H'00000004 to H'00000007
Manual reset	PC	2	H'00000008 to H'0000000B
	SP	3	H'000000C to H'000000F
General illegal instruc	tion	4	H'00000010 to H'00000013
(Reserved by system	)	5	H'00000014 to H'00000017
Slot illegal instruction		6	H'00000018 to H'0000001B
(Reserved by system	)	7	H'0000001C to H'0000001F
		8	H'00000020 to H'00000023
CPU address error		9	H'00000024 to H'00000027
DMAC address error		10	H'00000028 to H'0000002B
Interrupts	NMI	11	H'0000002C to H'0000002F
	User break	12	H'00000030 to H'00000033
(Reserved by system)		13	H'00000034 to H'00000037
H-UDI		14	H'00000038 to H'0000003B
Bank overflow		15	H'0000003C to H'0000003F
Bank underflow		16	H'00000040 to H'00000043

Exception Sources	Vector Numbers	Vector Table Address Offset
Integer division exception (division by zero)	17	H'00000044 to H'00000047
Integer division exception (overflow)	18	H'00000048 to H'0000004B
(Reserved by system)	19	H'0000004C to H'0000004F
	:	:
	31	H'0000007C to H'0000007F
Trap instruction (user vector)	32	H'00000080 to H'00000083
	:	:
	63	H'000000FC to H'000000FF
External interrupts (IRQ, PINT),	64	H'00000100 to H'00000103
on-chip peripheral module interrupts*	:	:
	511	H'000007FC to H'000007FF

The vector numbers and vector table address offsets for each external interrupt and on-Note: chip peripheral module interrupt are given in table 5.4 in section 5, Interrupt Controller (INTC).

**Calculating Exception Handling Vector Table Addresses Table 4.4** 

Exception Source	Vector Table Address Calculation
Resets	Vector table address = (vector table address offset) = (vector number) $\times$ 4
Address errors, register bank errors, interrupts, instructions	Vector table address = VBR + (vector table address offset) = VBR + (vector number) × 4

Notes: 1. Vector table address offset: See table 4.3.

2. Vector number: See table 4.3.



# 4.2 Resets

### 4.2.1 Input/Output Pins

Table 4.5 shows the reset-related pin configuration.

**Table 4.5** Pin Configuration

Pin Name	Symbol	I/O	Function
Power-on reset	RES	Input	When this pin is driven low, this LSI shifts to the power- on reset processing
Manual reset	MRES	Input	When this pin is driven low, this LSI shifts to the manual reset processing.

## 4.2.2 Types of Reset

A reset is the highest-priority exception handling source. There are two kinds of reset, power-on and manual. As shown in table 4.6, the CPU state is initialized in both a power-on reset and a manual reset. On-chip peripheral module registers are initialized by a power-on reset, but not by a manual reset.

Table 4.6 Reset States

	Co	Conditions for Transition to Reset State			Internal States		
Туре	RES	H-UDI Command	MRES	WDT Overflow	CPU	On-Chip Peripheral Modules, I/O Port	WRCSR of WDT, FRQCR of CPG
Power-on	Low	_	_	_	Initialized	Initialized	Initialized
reset	High	H-UDI reset assert command is set	_	_	Initialized	Initialized	Initialized
	High	Command other than H-UDI reset assert is set	_	Power-on reset	Initialized	Initialized	Not initialized
Manual reset	High	Command other than H-UDI reset assert is set	Low	_	Initialized	Not initialized*	Not initialized
	High	Command other than H-UDI reset assert is set	High	Manual reset	Initialized	Not initialized*	Not initialized

Note: \* The BN bit in IBNR of the INTC is initialized.



#### 4.2.3 Power-On Reset

# (1) Power-On Reset by Means of $\overline{RES}$ Pin

When the  $\overline{RES}$  pin is driven low, this LSI enters the power-on reset state. To reliably reset this LSI, the  $\overline{RES}$  pin should be kept at the low level for the duration of the oscillation settling time at power-on or when in software standby mode (when the clock is halted), or at least 20-tcyc (unfixed) when the clock is running. In the power-on reset state, the internal state of the CPU and all the on-chip peripheral module registers are initialized. See appendix A, Pin States, for the status of individual pins during the power-on reset state.

In the power-on reset state, power-on reset exception handling starts when the RES pin is first driven low for a fixed period and then returned to high. The CPU operates as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
- 3. The vector base register (VBR) is cleared to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized. The BN bit in IBNR of the INTC is also initialized to 0.
- 4. The values fetched from the exception handling vector table are set in the PC and SP, and the program begins executing.

Be certain to always perform power-on reset processing when turning the system power on.

# (2) Power-On Reset by Means of H-UDI Reset Assert Command

When the H-UDI reset assert command is set, this LSI enters the power-on reset state. Power-on reset by means of an H-UDI reset assert command is equivalent to power-on reset by means of the RES pin. Setting the H-UDI reset negate command cancels the power-on reset state. The time required between an H-UDI reset assert command and H-UDI reset negate command is the same as the time to keep the RES pin low to initiate a power-on reset. In the power-on reset state generated by an H-UDI reset assert command, setting the H-UDI reset negate command starts power-on reset exception handling. The CPU operates in the same way as when a power-on reset was caused by the RES pin.



#### (3) Power-On Reset Initiated by WDT

When a setting is made for a power-on reset to be generated in the WDT's watchdog timer mode, and WTCNT of the WDT overflows, this LSI enters the power-on reset state.

In this case, WRCSR of the WDT and FRQCR of the CPG are not initialized by the reset signal generated by the WDT.

If a reset caused by the  $\overline{RES}$  pin or the H-UDI reset assert command occurs simultaneously with a reset caused by WDT overflow, the reset caused by the  $\overline{RES}$  pin or the H-UDI reset assert command has priority, and the WOVF bit in WRCSR is cleared to 0. When power-on reset exception processing is started by the WDT, the CPU operates in the same way as when a power-on reset was caused by the  $\overline{RES}$  pin.



#### 4.2.4 **Manual Reset**

#### Manual Reset by Means of MRES Pin **(1)**

When the MRES pin is driven low, this LSI enters the manual reset state. To reset this LSI without fail, the MRES pin should be kept at the low level for at least 20-tcyc. In the manual reset state, the CPU's internal state is initialized, but all the on-chip peripheral module registers are not initialized. In the manual reset state, manual reset exception handling starts when the MRES pin is first driven low for a fixed period and then returned to high. The CPU operates as follows:

- The initial value (execution start address) of the program counter (PC) is fetched from the exception handling vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.
- 3. The vector base register (VBR) is cleared to H'00000000, the interrupt mask level bits (I3 to I0) of the status register (SR) are initialized to H'F (B'1111), and the BO and CS bits are initialized. The BN bit in IBNR of the INTC is also initialized to 0.
- The values fetched from the exception handling vector table are set in the PC and SP, and the program begins executing.

#### **(2) Manual Reset Initiated by WDT**

When a setting is made for a manual reset to be generated in the WDT's watchdog timer mode, and WTCNT of the WDT overflows, this LSI enters the manual reset state.

When manual reset exception processing is started by the WDT, the CPU operates in the same way as when a manual reset was caused by the MRES pin.

When a manual reset is generated, the bus cycle is retained, but if a manual reset occurs while the bus is released or during DMAC burst transfer, manual reset exception handling will be deferred until the CPU acquires the bus. However, if the interval from generation of the manual reset until the end of the bus cycle is equal to or longer than the fixed internal manual reset interval cycles, the internal manual reset source is ignored instead of being deferred, and manual reset exception handling is not executed.



# 4.3 Address Errors

### 4.3.1 Address Error Sources

Address errors occur when instructions are fetched or data read or written, as shown in table 4.7.

Table 4.7 Bus Cycles and Address Errors

## **Bus Cycle**

Туре	Bus Master	Bus Cycle Description	Address Errors
Instruction	CPU	Instruction fetched from even address	None (normal)
fetch		Instruction fetched from odd address	Address error occurs
		Instruction fetched from other than on-chip peripheral module space* or H'F0000000 to H'F5FFFFFF in on-chip RAM space*	None (normal)
		Instruction fetched from on-chip peripheral module space* or H'F0000000 to H'F5FFFFFF in on-chip RAM space*	Address error occurs
Data	CPU or DMAC	Word data accessed from even address	None (normal)
read/write		Word data accessed from odd address	Address error occurs
		Longword data accessed from a longword boundary	None (normal)
		Longword data accessed from other than a long-word boundary	Address error occurs
		Byte or word data accessed in on-chip peripheral module space*	None (normal)
		Longword data accessed in 16-bit on-chip peripheral module space*	None (normal)
		Longword data accessed in 8-bit on-chip peripheral module space*	None (normal)

Note: \* See section 8, Bus State Controller (BSC), for details of the on-chip peripheral module space and on-chip RAM space.

#### **Address Error Exception Handling** 4.3.2

When an address error occurs, the bus cycle in which the address error occurred ends. When the executing instruction then finishes, address error exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the address error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

# 4.4 Register Bank Errors

### 4.4.1 Register Bank Error Sources

#### (1) Bank Overflow

In the state where saving has already been performed to all register bank areas, bank overflow occurs when acceptance of register bank overflow exception has been set by the interrupt controller (the BOVE bit in IBNR of the INTC is set to 1) and an interrupt that uses a register bank has occurred and been accepted by the CPU.

#### (2) Bank Underflow

Bank underflow occurs when an attempt is made to execute a RESBANK instruction while saving has not been performed to register banks.

### 4.4.2 Register Bank Error Exception Handling

When a register bank error occurs, register bank error exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the register bank error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction for a bank overflow, and the start address of the executed RESBANK instruction for a bank underflow.
  - To prevent multiple interrupts from occurring at a bank overflow, the interrupt priority level that caused the bank overflow is written to the interrupt mask level bits (I3 to I0) of the status register (SR).
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

# 4.5 Interrupts

### 4.5.1 Interrupt Sources

Table 4.8 shows the sources that start up interrupt exception handling. These are divided into NMI, user breaks, H-UDI, IRQ, PINT, and on-chip peripheral modules.

**Table 4.8** Interrupt Sources

Туре	Request Source	Number of Sources
NMI	NMI pin (external input)	1
User break	User break controller (UBC)	1
H-UDI	High-performance user debugging interface (H-UDI)	1
IRQ	IRQ0 to IRQ7 pins (external input)	8
PINT	PINT0 to PINT7 pins (external input)	8
On-chip peripheral module	A/D converter (ADC)	2
	Direct memory access controller (DMAC)	16
	Compare match timer (CMT)	2
	Bus state controller (BSC)	1
	Watchdog timer (WDT)	1
	Multi-function timer pulse unit 2 (MTU2)	26
	Multi-function timer pulse unit 2S (MTU2S)	13
	Port output enable 2 (POE2)	3
	I <sup>2</sup> C bus interface 3 (IIC3)	5
	Serial communication interface with FIFO (SCIF)	16

Each interrupt source is allocated a different vector number and vector table offset. See table 5.4 in section 5, Interrupt Controller (INTC), for more information on vector numbers and vector table address offsets.



### 4.5.2 Interrupt Priority Level

The interrupt priority order is predetermined. When multiple interrupts occur simultaneously (overlap), the interrupt controller (INTC) determines their relative priorities and starts processing according to the results.

The priority order of interrupts is expressed as priority levels 0 to 16, with priority 0 the lowest and priority 16 the highest. The NMI interrupt has priority 16 and cannot be masked, so it is always accepted. The user break interrupt and H-UDI interrupt priority level is 15. Priority levels of IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts can be set freely using the interrupt priority registers 01, 02, and 05 to 14 (IPR01, IPR02, and IPR05 to IPR14) of the INTC as shown in table 4.9. The priority levels that can be set are 0 to 15. Level 16 cannot be set. See section 5.3.1, Interrupt Priority Registers 01, 02, 05 to 14 (IPR01, IPR02, IPR05 to IPR14), for details of IPR01, IPR02, and IPR05 to IPR14.

**Table 4.9 Interrupt Priority Order** 

Туре	Priority Level	Comment
NMI	16	Fixed priority level. Cannot be masked.
User break	15	Fixed priority level.
H-UDI	15	Fixed priority level.
IRQ	0 to 15	Set with interrupt priority registers 01, 02, and 05
PINT	_	to 14 (IPR01, IPR02, and IPR05 to IPR14).
On-chip peripheral module	_	

### 4.5.3 Interrupt Exception Handling

When an interrupt occurs, its priority level is ascertained by the interrupt controller (INTC). NMI is always accepted, but other interrupts are only accepted if they have a priority level higher than the priority level set in the interrupt mask level bits (I3 to I0) of the status register (SR).

When an interrupt is accepted, interrupt exception handling begins. In interrupt exception handling, the CPU fetches the exception service routine start address which corresponds to the accepted interrupt from the exception handling vector table, and saves SR and the program counter (PC) to the stack. In the case of interrupt exception handling other than NMI or user breaks with usage of the register banks enabled, general registers R0 to R14, control register GBR, system registers MACH, MACL, and PR, and the vector table address offset of the interrupt exception handling to be executed are saved in the register banks. In the case of exception handling due to an address error, NMI interrupt, user break interrupt, or instruction, saving is not performed to the register banks. If saving has been performed to all register banks (0 to 14), automatic saving to the stack is performed instead of register bank saving. In this case, an interrupt controller setting must have been made so that register bank overflow exceptions are not accepted (the BOVE bit in IBNR of the INTC is 0). If a setting to accept register bank overflow exceptions has been made (the BOVE bit in IBNR of the INTC is 1), register bank overflow exception occurs. Next, the priority level value of the accepted interrupt is written to the I3 to I0 bits in SR. For NMI, however, the priority level is 16, but the value set in the I3 to I0 bits is H'F (level 15). Then, after jumping to the start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch. See section 5.6, Operation, for further details of interrupt exception handling.



# 4.6 Exceptions Triggered by Instructions

# **4.6.1** Types of Exceptions Triggered by Instructions

Exception handling can be triggered by trap instructions, general illegal instructions, slot illegal instructions, and integer division exceptions, as shown in table 4.10.

**Table 4.10 Types of Exceptions Triggered by Instructions** 

Туре	Source Instruction	Comment
Trap instruction	TRAPA	
Slot illegal instructions	Undefined code placed immediately after a delayed branch instruction (delay slot),	Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF
	instructions that rewrite the PC, 32-bit instructions, RESBANK instruction, DIVS instruction, and DIVU instruction	Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, JSR/N, RTV/N
	DIVO IIISH delion	32-bit instructions: BAND.B, BANDNOT.B, BCLR.B, BLD.B, BLDNOT.B, BOR.B, BORNOT.B, BSET.B, BST.B, BXOR.B, MOV.B@disp12, MOV.W@disp12, MOV.L@disp12, MOVI20, MOVI20S, MOVU.B, MOVU.W.
General illegal instructions	Undefined code anywhere besides in a delay slot	
Integer division exceptions	Division by zero	DIVU, DIVS
	Negative maximum value ÷ (−1)	DIVS

#### 4.6.2 Trap Instructions

When a TRAPA instruction is executed, trap instruction exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the vector number specified in the TRAPA instruction is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the TRAPA instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

### 4.6.3 Slot Illegal Instructions

An instruction placed immediately after a delayed branch instruction is said to be placed in a delay slot. When the instruction placed in the delay slot is undefined code, an instruction that rewrites the PC, a 32-bit instruction, an RESBANK instruction, a DIVS instruction, or a DIVU instruction, slot illegal exception handling starts when such kind of instruction is decoded. The CPU operates as follows:

- 1. The exception service routine start address is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the jump address of the delayed branch instruction immediately before the undefined code, the instruction that rewrites the PC, the 32-bit instruction, the RESBANK instruction, the DIVS instruction, or the DIVU instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

## 4.6.4 General Illegal Instructions

When undefined code placed anywhere other than immediately after a delayed branch instruction (i.e., in a delay slot) is decoded, general illegal instruction exception handling starts. The CPU handles general illegal instructions in the same way as slot illegal instructions. Unlike processing of slot illegal instructions, however, the program counter value stored is the start address of the undefined code.



### **4.6.5** Integer Division Instructions

When an integer division instruction performs division by zero or the result of integer division overflows, integer division instruction exception handling starts. The instructions that may become the source of division-by-zero exception are DIVU and DIVS. The only source instruction of overflow exception is DIVS, and overflow exception occurs only when the negative maximum value is divided by -1. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the integer division instruction exception that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the integer division instruction at which the exception occurred.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

#### 4.7 When Exception Sources Are Not Accepted

When an address error, register bank error (overflow), or interrupt is generated immediately after a delayed branch instruction, it is sometimes not accepted immediately but stored instead, as shown in table 4.11. When this happens, it will be accepted when an instruction that can accept the exception is decoded.

Table 4.11 Exception Source Generation Immediately after Delayed Branch Instruction

		Exception Source									
Point of Occurrence	Address Error	Register Bank Error (Overflow)	Interrupt								
Immediately after a delayed branch instruction*	Not accepted	Not accepted	Not accepted								

Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, Note: **BRAF** 

# 4.8 Stack Status after Exception Handling Ends

The status of the stack after exception handling ends is as shown in table 4.12.

**Table 4.12 Stack Status After Exception Handling Ends** 



Exception Type	Stack Status										
General illegal instruction	SP →	Start address of general illegal instruction	32 bits								
	_	SR	32 bits								
Integer division instruction	SP →	Start address of relevant	32 bits								
	_	SR	32 bits								

# 4.9 Usage Notes

### **4.9.1** Value of Stack Pointer (SP)

The value of the stack pointer must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception handling.

### 4.9.2 Value of Vector Base Register (VBR)

The value of the vector base register must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception handling.

# 4.9.3 Address Errors Caused by Stacking of Address Error Exception Handling

When the stack pointer is not a multiple of four, an address error will occur during stacking of the exception handling (interrupts, etc.) and address error exception handling will start up as soon as the first exception handling is ended. Address errors will then also occur in the stacking for this address error exception handling. To ensure that address error exception handling does not go into an endless loop, no address errors are accepted at that point. This allows program control to be shifted to the address error exception service routine and enables error processing.

When an address error occurs during exception handling stacking, the stacking bus cycle (write) is executed. During stacking of the status register (SR) and program counter (PC), the SP is decremented by 4 for both, so the value of SP will not be a multiple of four after the stacking either. The address value output during stacking is the SP value, so the address where the error occurred is itself output. This means the write data stacked will be undefined.

# Section 5 Interrupt Controller (INTC)

The interrupt controller (INTC) ascertains the priority of interrupt sources and controls interrupt requests to the CPU. The INTC registers set the order of priority of each interrupt, allowing the user to process interrupt requests according to the user-set priority.

#### 5.1 Features

- 16 levels of interrupt priority can be set
   By setting the twelve interrupt priority registers, the priorities of IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts can be selected from 16 levels for request sources.
- NMI noise canceler function
   An NMI input-level bit indicates the NMI pin state. By reading this bit in the interrupt exception service routine, the pin state can be checked, enabling it to be used as the noise canceler function.
- Occurrence of interrupt can be reported externally (IRQOUT pin)
   For example, when this LSI has released the bus mastership, this LSI can inform the external bus master of occurrence of an on-chip peripheral module interrupt and request for the bus mastership.
- Register banks
  - This LSI has register banks that enable register saving and restoration required in the interrupt processing to be performed at high speed.

Figure 5.1 shows a block diagram of the INTC.




Figure 5.1 Block Diagram of INTC

# 5.2 Input/Output Pins

Table 5.1 shows the pin configuration of the INTC.

**Table 5.1 Pin Configuration** 

Pin Name	Symbol	I/O	Function					
Nonmaskable interrupt input pin	NMI	Input	Input of nonmaskable interrupt request signal					
Interrupt request input pins	IRQ7 to IRQ0	Input	Input of maskable interrupt request					
	PINT7 to PINT0	Input	signals signals					
Interrupt request output pin	IRQOUT	Output	Output of signal to report occurrence of interrupt source					

#### 5.3 **Register Descriptions**

The INTC has the following registers. These registers are used to set the interrupt priorities and control detection of the external interrupt input signal.

**Register Configuration Table 5.2** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Interrupt control register 0	ICR0	R/W	*1	H'FFFE0800	16, 32
Interrupt control register 1	ICR1	R/W	H'0000	H'FFFE0802	16, 32
Interrupt control register 2	ICR2	R/W	H'0000	H'FFFE0804	16, 32
IRQ interrupt request register	IRQRR	R/(W)*2	H'0000	H'FFFE0806	16, 32
PINT interrupt enable register	PINTER	R/W	H'0000	H'FFFE0808	16, 32
PINT interrupt request register	PIRR	R	H'0000	H'FFFE080A	16, 32
Bank control register	IBCR	R/W	H'0000	H'FFFE080C	16, 32
Bank number register	IBNR	R/W	H'0000	H'FFFE080E	16, 32
Interrupt priority register 01	IPR01	R/W	H'0000	H'FFFE0818	16, 32
Interrupt priority register 02	IPR02	R/W	H'0000	H'FFFE081A	16, 32
Interrupt priority register 05	IPR05	R/W	H'0000	H'FFFE0820	16, 32
Interrupt priority register 06	IPR06	R/W	H'0000	H'FFFE0C00	16, 32
Interrupt priority register 07	IPR07	R/W	H'0000	H'FFFE0C02	16, 32
Interrupt priority register 08	IPR08	R/W	H'0000	H'FFFE0C04	16, 32
Interrupt priority register 09	IPR09	R/W	H'0000	H'FFFE0C06	16, 32
Interrupt priority register 10	IPR10	R/W	H'0000	H'FFFE0C08	16, 32
Interrupt priority register 11	IPR11	R/W	H'0000	H'FFFE0C0A	16, 32
Interrupt priority register 12	IPR12	R/W	H'0000	H'FFFE0C0C	16, 32
Interrupt priority register 13	IPR13	R/W	H'0000	H'FFFE0C0E	16, 32
Interrupt priority register 14	IPR14	R/W	H'0000	H'FFFE0C10	16, 32

Notes: 1. When the NMI pin is high, becomes H'8000; when low, becomes H'0000.

2. Only 0 can be written after reading 1, to clear the flag.

### 5.3.1 Interrupt Priority Registers 01, 02, 05 to 14 (IPR01, IPR02, IPR05 to IPR14)

IPR01, IPR02, and IPR05 to IPR14 are 16-bit readable/writable registers in which priority levels from 0 to 15 are set for IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts. Table 5.3 shows the correspondence between the interrupt request sources and the bits in IPR01, IPR02, and IPR05 to IPR14.




Table 5.3 Interrupt Request Sources and IPR01, IPR02, and IPR05 to IPR14

Register Name	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bits 3 to 0
Interrupt priority register 01	IRQ0	IRQ1	IRQ2	IRQ3
Interrupt priority register 02	IRQ4	IRQ5	IRQ6	IRQ7
Interrupt priority register 05	PINT7 to PINT0	Reserved	ADI0	ADI1
Interrupt priority register 06	DMAC0	DMAC1	DMAC2	DMAC3
Interrupt priority register 07	DMAC4	DMAC5	DMAC6	DMAC7
Interrupt priority register 08	CMT0	CMT1	BSC	WDT
Interrupt priority register 09	MTU0 (TGI0A to TGI0D)	MTU0 (TCI0V, TGI0E, TGI0F)	MTU1 (TGI1A, TGI1B)	MTU1 (TCI1V, TCI1U)
Interrupt priority register 10	MTU2 (TGI2A, TGI2B)	MTU2 (TCl2V, TCl2U)	MTU3 (TGI3A to TGI3D)	MTU3 (TCI3V)
Interrupt priority register 11	MTU4 (TGI4A to TGI4D)	MTU4 (TCI4V)	MTU5 (TGI5U, TGI5V, TGI5W)	POE2 (OEI1, OEI2)
Interrupt priority register 12	MTU3S (TGI3A to TGI3D)	MTU3S (TCl3V)	MTU4S (TGI4A to TGI4D)	MTU4S (TCI4V)


Register Name	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bits 3 to 0
Interrupt priority register 13	MTU5S (TGI5U, TGI5V, TGI5W)	POE2 (OEI3)	IIC3	Reserved
Interrupt priority register 14	SCIF0	SCIF1	SCIF2	SCIF3

As shown in table 5.3, by setting the 4-bit groups (bits 15 to 12, bits 11 to 8, bits 7 to 4, and bits 3 to 0) with values from H'0 (0000) to H'F (1111), the priority of each corresponding interrupt is set. Setting of H'0 means priority level 0 (the lowest level) and H'F means priority level 15 (the highest level).

IPR01, IPR02, and IPR05 to IPR14 are initialized to H'0000 by a power-on reset.

# 5.3.2 Interrupt Control Register 0 (ICR0)

ICR0 is a 16-bit register that sets the input signal detection mode for the external interrupt input pin NMI, and indicates the input level at the NMI pin. ICR0 is initialized by a power-on reset.



Note: \* 1 when the NMI pin is high, and 0 when the NMI pin is low.

D:4	Dit Name	Initial	D/M	Description
Bit	Bit Name	Value	R/W	Description
15	NMIL	*	R	NMI Input Level
				Sets the level of the signal input at the NMI pin. The NMI pin level can be obtained by reading this bit. This bit cannot be modified.
				0: Low level is input to NMI pin
				1: High level is input to NMI pin
14 to 9		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	NMIE	0	R/W	NMI Edge Select
				Selects whether the falling or rising edge of the interrupt request signal on the NMI pin is detected.
				Interrupt request is detected on falling edge of NMI input
				Interrupt request is detected on rising edge of NMI input
7 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

# 5.3.3 Interrupt Control Register 1 (ICR1)

ICR1 is a 16-bit register that specifies the detection mode for external interrupt input pins IRQ7 to IRQ0 individually: low level, falling edge, rising edge, or both edges. ICR1 is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IRQ71S	IRQ70S	IRQ61S	IRQ60S	IRQ51S	IRQ50S	IRQ41S	IRQ40S	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
15	IRQ71S	0	R/W	IRQ Sense Select
14	IRQ70S	0	R/W	These bits select whether interrupt signals
13	IRQ61S	0	R/W	corresponding to pins IRQ7 to IRQ0 are detected by a low level, falling edge, rising edge, or both edges.
12	IRQ60S	0	R/W	_ 00: Interrupt request is detected on low level of IRQn
11	IRQ51S	0	R/W	input
10	IRQ50S	0	R/W	01: Interrupt request is detected on falling edge of IRQn
9	IRQ41S	0	R/W	input
8	IRQ40S	0	R/W	<ul> <li>10: Interrupt request is detected on rising edge of IRQn</li> <li>input</li> </ul>
7	IRQ31S	0	R/W	_ 11: Interrupt request is detected on both edges of IRQn
6	IRQ30S	0	R/W	input
5	IRQ21S	0	R/W	<del>-</del>
4	IRQ20S	0	R/W	<del>-</del>
3	IRQ11S	0	R/W	<del>-</del>
2	IRQ10S	0	R/W	<del>-</del>
1	IRQ01S	0	R/W	_
0	IRQ00S	0	R/W	_

[Legend]

n = 7 to 0

# 5.3.4 Interrupt Control Register 2 (ICR2)

ICR2 is a 16-bit register that specifies the detection mode for external interrupt input pins PINT7 to PINT0 individually: low level or high level. ICR2 is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PINT7S	PINT6S	PINT5S	PINT4S	PINT3S	PINT2S	PINT1S	PINT0S
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
15 to 8		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PINT7S	0	R/W	PINT Sense Select
6	PINT6S	0	R/W	These bits select whether interrupt signals
5	PINT5S	0	R/W	corresponding to pins PINT7 to PINT0 are detected by a low level or high level.
4	PINT4S	0	R/W	_ 0: Interrupt request is detected on low level of PINTn
3	PINT3S	0	R/W	input
2	PINT2S	0	R/W	1: Interrupt request is detected on high level of PINTn
1	PINT1S	0	R/W	input
0	PINT0S	0	R/W	

[Legend]

n = 7 to 0

#### IRQ Interrupt Request Register (IRQRR) 5.3.5

IRQRR is a 16-bit register that indicates interrupt requests from external input pins IRQ7 to IRQ0. If edge detection is set for the IRQ7 to IRQ0 interrupts, writing 0 to the IRQ7F to IRQ0F bits after reading IRQ7F to IRQ0F = 1 cancels the retained interrupts.

IRQRR is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/(W)*	R/(W)*	R/(W)*	R/(W)*	*(W)	R/(W)*	R/(W)	* R/(W)*

Note: \* Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
				IRQ Interrupt Request
7	IRQ7F	0	R/(W)*	·
6	IRQ6F	0	R/(W)*	These bits indicate the status of the IRQ7 to IRQ0 interrupt requests.
5	IRQ5F	0	R/(W)*	Level detection:
4	IRQ4F	0	R/(W)*	0: IRQn interrupt request has not occurred
3	IRQ3F	0	R/(W)*	 [Clearing condition]
2	IRQ2F	0	R/(W)*	IRQn input is high
1	IRQ1F	0	R/(W)*	1: IRQn interrupt has occurred
0	IRQ0F	0	R/(W)*	[Setting condition]
			, ,	IRQn input is low
				Edge detection:
				0: IRQn interrupt request is not detected
				[Clearing conditions]
				• Cleared by reading IRQnF while IRQnF = 1, then
				writing 0 to IRQnF
				<ul> <li>Cleared by executing IRQn interrupt exception handling</li> </ul>
				1: IRQn interrupt request is detected
				[Setting condition]
				<ul> <li>Edge corresponding to IRQn1S or IRQn0S of</li> </ul>
				ICR1 has occurred at IRQn pin

[Legend]

n = 7 to 0

#### 5.3.6 **PINT Interrupt Enable Register (PINTER)**

PINTER is a 16-bit register that enables interrupt request inputs to external interrupt input pins PINT7 to PINT0. PINTER is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PINT7E	PINT6E	PINT5E	PINT4E	PINT3E	PINT2E	PINT1E	PINT0E
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
15 to 8		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PINT7E	0	R/W	PINT Enable
6	PINT6E	0	R/W	These bits select whether to enable interrupt request
5	PINT5E	0	R/W	inputs to external interrupt input pins PINT7 to PINT0.
4	PINT4E	0	R/W	<sup>−</sup> 0: PINTn input interrupt request is disabled
3	PINT3E	0	R/W	- 1: PINTn input interrupt request is enabled
2	PINT2E	0	R/W	_
1	PINT1E	0	R/W	_
0	PINT0E	0	R/W	_

[Legend]

n = 7 to 0

# **5.3.7 PINT Interrupt Request Register (PIRR)**

PIRR is a 16-bit register that indicates interrupt requests from external input pins PINT7 to PINT0. PIRR is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PINT7R	PINT6R	PINT5R	PINT4R	PINT3R	PINT2R	PINT1R	PINT0R
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R


Bit Name	Initial Value	R/W	Description
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
PINT7R	0	R	PINT Interrupt Request
PINT6R	0	R	These bits indicate the status of the PINT7 to PINT0
PINT5R	0	R	interrupt requests.
PINT4R	0	R	O: No interrupt request at PINTn pin
PINT3R	0	R	1: Interrupt request at PINTn pin
PINT2R	0	R	_
PINT1R	0	R	_
PINT0R	0	R	_
	PINT7R PINT6R PINT5R PINT4R PINT3R PINT2R PINT1R	Bit Name         Value           —         All 0           PINT7R         0           PINT6R         0           PINT5R         0           PINT4R         0           PINT3R         0           PINT2R         0           PINT1R         0	Bit Name         Value         R/W           —         All 0         R           PINT7R         0         R           PINT6R         0         R           PINT5R         0         R           PINT4R         0         R           PINT3R         0         R           PINT2R         0         R           PINT1R         0         R

[Legend]

n = 7 to 0

#### **Bank Control Register (IBCR) 5.3.8**

IBCR is a 16-bit register that enables or disables use of register banks for each interrupt priority level. IBCR is initialized to H'0000 by a power-on reset.




		Initial		
Bit	Bit Name	Value	R/W	Description
15	E15	0	R/W	Enable
14	E14	0	R/W	These bits enable or disable use of register banks for
13	E13	0	R/W	interrupt priority levels 15 to 1. However, use of register banks is always disabled for the user break interrupts.
12	E12	0	R/W	_ 0: Use of register banks is disabled
11	E11	0	R/W	_ 1: Use of register banks is enabled
10	E10	0	R/W	
9	E9	0	R/W	_
8	E8	0	R/W	_
7	E7	0	R/W	_
6	E6	0	R/W	_
5	E5	0	R/W	<del>_</del>
4	E4	0	R/W	_
3	E3	0	R/W	<del>-</del>
2	E2	0	R/W	_
1	E1	0	R/W	_
0	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

## 5.3.9 Bank Number Register (IBNR)

IBNR is a 16-bit register that enables or disables use of register banks and register bank overflow exception. IBNR also indicates the bank number to which saving is performed next through the bits BN3 to BN0.

IBNR is initialized to H'0000 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
15, 14	BE[1:0]	00	R/W	Register Bank Enable
				These bits enable or disable use of register banks.
				00: Use of register banks is disabled for all interrupts.  The setting of IBCR is ignored.
				01: Use of register banks is enabled for all interrupts except NMI and user break. The setting of IBCR is ignored.
				10: Reserved (setting prohibited)
				<ol> <li>Use of register banks is controlled by the setting of IBCR.</li> </ol>
13	BOVE	0	R/W	Register Bank Overflow Enable
				Enables of disables register bank overflow exception.
				Generation of register bank overflow exception is disabled
				Generation of register bank overflow exception is enabled
12 to 4		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
3 to 0	BN[3:0]	0000	R	Bank Number
				These bits indicate the bank number to which saving is performed next. When an interrupt using register banks is accepted, saving is performed to the register bank indicated by these bits, and BN is incremented by 1. After BN is decremented by 1 due to execution of a RESBANK (restore from register bank) instruction, restoration from the register bank is performed.

# **5.4** Interrupt Sources

There are six types of interrupt sources: NMI, user break, H-UDI, IRQ, PINT, and on-chip peripheral modules. Each interrupt has a priority level (0 to 16), with 0 the lowest and 16 the highest. When set to level 0, that interrupt is masked at all times.

## 5.4.1 NMI Interrupt

The NMI interrupt has a priority level of 16 and is accepted at all times. NMI interrupt requests are edge-detected, and the NMI edge select bit (NMIE) in interrupt control register 0 (ICR0) selects whether the rising edge or falling edge is detected.

Though the priority level of the NMI interrupt is 16, the NMI interrupt exception handling sets the interrupt mask level bits (I3 to I0) in the status register (SR) to level 15.

#### 5.4.2 User Break Interrupt

A user break interrupt which occurs when a break condition set in the user break controller (UBC) matches has a priority level of 15. The user break interrupt exception handling sets the I3 to I0 bits in SR to level 15. For user break interrupts, see section 6, User Break Controller (UBC).

## 5.4.3 H-UDI Interrupt

The high-performance user debugging interface (H-UDI) interrupt has a priority level of 15, and occurs at serial input of an H-UDI interrupt instruction. H-UDI interrupt requests are edge-detected and retained until they are accepted. The H-UDI interrupt exception handling sets the I3 to I0 bits in SR to level 15. For H-UDI interrupts, see section 23, High-Performance User Debugging Interface (H-UDI).

#### 5.4.4 IRQ Interrupts

IRQ interrupts are input from pins IRQ7 to IRQ0. For the IRQ interrupts, low-level, falling-edge, rising-edge, or both-edge detection can be selected individually for each pin by the IRQ sense select bits (IRQ71S to IRQ01S and IRQ70S to IRQ00S) in interrupt control register 1 (ICR1). The priority level can be set individually in a range from 0 to 15 for each pin by interrupt priority registers 01 and 02 (IPR01 and IPR02).

When using low-level sensing for IRQ interrupts, an interrupt request signal is sent to the INTC while the IRQ7 to IRQ0 pins are low. An interrupt request signal is stopped being sent to the INTC when the IRQ7 to IRQ0 pins are driven high. The status of the interrupt requests can be checked by reading the IRQ interrupt request bits (IRQ7F to IRQ0F) in the IRQ interrupt request register (IRQRR).

When using edge-sensing for IRQ interrupts, an interrupt request is detected due to change of the IRQ7 to IRQ0 pin states, and an interrupt request signal is sent to the INTC. The result of IRQ interrupt request detection is retained until that interrupt request is accepted. Whether IRQ interrupt requests have been detected or not can be checked by reading the IRQ7F to IRQ0F bits in IRQRR. Writing 0 to these bits after reading them as 1 clears the result of IRQ interrupt request detection.

The IRQ interrupt exception handling sets the I3 to I0 bits in SR to the priority level of the accepted IRQ interrupt.

When returning from IRQ interrupt exception service routine, execute the RTE instruction after confirming that the interrupt request has been cleared by the IRQ interrupt request register (IRQRR) so as not to accidentally receive the interrupt request again.

### 5.4.5 PINT Interrupts

PINT interrupts are input from pins PINT7 to PINT0. Input of the interrupt requests is enabled by the PINT enable bits (PINT7E to PINT0E) in the PINT interrupt enable register (PINTER). For the PINT7 to PINT0 interrupts, low-level or high-level detection can be selected individually for each pin by the PINT sense select bits (PINT7S to PINT0S) in interrupt control register 2 (ICR2). A single priority level in a range from 0 to 15 can be set for all PINT7 to PINT0 interrupts by bits 15 to 12 in interrupt priority register 05 (IPR05).

When using low-level sensing for the PINT7 to PINT0 interrupts, an interrupt request signal is sent to the INTC while the PINT7 to PINT0 pins are low. An interrupt request signal is stopped being sent to the INTC when the PINT7 to PINT0 pins are driven high. The status of the interrupt requests can be checked by reading the PINT interrupt request bits (PINT7R to PINT0R) in the



PINT interrupt request register (PIRR). The above description also applies to when using high-level sensing, except for the polarity being reversed. The PINT interrupt exception handling sets the I3 to I0 bits in SR to the priority level of the PINT interrupt.

When returning from IRQ interrupt exception service routine, execute the RTE instruction after confirming that the interrupt request has been cleared by the PINT interrupt request register (PIRR) so as not to accidentally receive the interrupt request again.

## **5.4.6** On-Chip Peripheral Module Interrupts

On-chip peripheral module interrupts are generated by the following on-chip peripheral modules:

- A/D converter (ADC)
- Direct memory access controller (DMAC)
- Compare match timer (CMT)
- Bus state controller (BSC)
- Watchdog timer (WDT)
- Multi-function timer pulse unit 2 (MTU2)
- Multi-function timer pulse unit 2S (MTU2S)
- Port output enable 2 (POE2)
- I<sup>2</sup>C bus interface 3 (IIC3)
- Serial communication interface with FIFO (SCIF)

As every source is assigned a different interrupt vector, the source does not need to be identified in the exception service routine. A priority level in a range from 0 to 15 can be set for each module by interrupt priority registers 05 to 14 (IPR05 to IPR14). The on-chip peripheral module interrupt exception handling sets the I3 to I0 bits in SR to the priority level of the accepted on-chip peripheral module interrupt.

#### 5.5 **Interrupt Exception Handling Vector Table and Priority**

Table 5.4 lists interrupt sources and their vector numbers, vector table address offsets, and interrupt priorities.

Each interrupt source is allocated a different vector number and vector table address offset. Vector table addresses are calculated from the vector numbers and vector table address offsets. In interrupt exception handling, the interrupt exception service routine start address is fetched from the vector table indicated by the vector table address. For details of calculation of the vector table address, see table 4.4, Calculating Exception Handling Vector Table Addresses, in section 4, Exception Handling.

The priorities of IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts can be set freely between 0 and 15 for each pin or module by setting interrupt priority registers 01, 02, and 05 to 14 (IPR01, IPR02, and IPR05 to IPR14). However, if two or more interrupts specified by the same IPR among IPR05 to IPR14 occur, the priorities are defined as shown in the IPR setting unit internal priority of table 5.4, and the priorities cannot be changed. A power-on reset assigns priority level 0 to IRQ interrupts, PINT interrupts, and on-chip peripheral module interrupts. If the same priority level is assigned to two or more interrupt sources and interrupts from those sources occur simultaneously, they are processed by the default priorities indicated in table 5.4.



**Table 5.4** Interrupt Exception Handling Vectors and Priorities

Interrupt Vector		_		IPR			
Interru	Interrupt Source Number		Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
NMI		11	H'0000002C to H'0000002F	16	_	_	High
User b	reak	12	H'00000030 to H'00000033	15	_	_	_
H-UDI		14	H'00000038 to H'0000003B	15	_	_	
IRQ	IRQ0	64	H'00000100 to H'00000103	0 to 15 (0)	IPR01 (15 to 12)		_
	IRQ1	65	H'00000104 to H'00000107	0 to 15 (0)	IPR01 (11 to 8)		_
	IRQ2	66	H'00000108 to H'0000010B	0 to 15 (0)	IPR01 (7 to 4)		_
	IRQ3	67	H'0000010C to H'0000010F	0 to 15 (0)	IPR01 (3 to 0)		_
	IRQ4	68	H'00000110 to H'00000113	0 to 15 (0)	IPR02 (15 to 12)	_	_
	IRQ5	69	H'00000114 to H'00000117	0 to 15 (0)	IPR02 (11 to 8)	_	_
	IRQ6	70	H'00000118 to H'0000011B	0 to 15 (0)	IPR02 (7 to 4)		
	IRQ7	71	H'0000011C to H'0000011F	0 to 15 (0)	IPR02 (3 to 0)		Low

			Inte	errupt Vector	_		IPR	
Interru	Interrupt Source Number		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
PINT	PINT0		80	H'00000140 to H'00000143	0 to 15 (0)	IPR05 (15 to 12)	1	High
	PINT1		81	H'00000144 to H'00000147	-		2	
	PINT2		82	H'00000148 to H'0000014B	-		3	
	PINT3		83	H'0000014C to H'0000014F	-		4	
	PINT4		84	H'00000150 to H'00000153	-		5	
	PINT5		85	H'00000154 to H'00000157	-		6	
	PINT6		86	H'00000158 to H'0000015B			7	
	PINT7		87	H'0000015C to H'0000015F	-		8	
ADC	ADI0		92	H'00000170 to H'00000173	0 to 15 (0)	IPR05 (7 to 4)	_	_
	ADI1		96	H'00000180 to H'00000183	0 to 15 (0)	IPR05 (3 to 0)		_
DMAC	DMAC0	DEI0	108	H'000001B0 to H'000001B3	0 to 15 (0)	IPR06 (15 to 12)	1	_
		HEI0	109	H'000001B4 to H'000001B7	-		2	
	DMAC1	DEI1	112	H'000001C0 to H'000001C3	0 to 15 (0)	IPR06 (11 to 8)	1	_
		HEI1	113	H'000001C4 to H'000001C7	-		2	
	DMAC2	DEI2	116	H'000001D0 to H'000001D3	0 to 15 (0)	IPR06 (7 to 4)	1	_
		HEI2	117	H'000001D4 to H'000001D7			2	<b>▼</b> Low



	Interrupt Source Number		Inte	errupt Vector	_		IPR	
Interruj			Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
DMAC	DMAC3	DEI3	120	H'000001E0 to H'000001E3	0 to 15 (0)	IPR06 (3 to 0)	1	High
		HEI3	121	H'000001E4 to H'000001E7	-		2	
	DMAC4	DEI4	124	H'000001F0 to H'000001F3	0 to 15 (0)	IPR07 (15 to 12)	1	_
		HEI4	125	H'000001F4 to H'000001F7	-		2	
	DMAC5	DEI5	128	H'00000200 to H'00000203	0 to 15 (0)	IPR07 (11 to 8)	1	_
		HEI5	129	H'00000204 to H'00000207	-		2	
	DMAC6	DEI6	132	H'00000210 to H'00000213	0 to 15 (0)	IPR07 (7 to 4)	1	_
		HEI6	133	H'00000214 to H'00000217	-		2	
	DMAC7	DEI7	136	H'00000220 to H'00000223	0 to 15 (0)	IPR07 (3 to 0)	1	_
		HEI7	137	H'00000224 to H'00000227	-		2	
CMT	CMI0		140	H'00000230 to H'00000233	0 to 15 (0)	IPR08 (15 to 12)		_
	CMI1		144	H'00000240 to H'00000243	0 to 15 (0)	IPR08 (11 to 8)		_
BSC	CMI		148	H'00000250 to H'00000253	0 to 15 (0)	IPR08 (7 to 4)	_	_
WDT	ITI		152	H'00000260 to H'00000263	0 to 15 (0)	IPR08 (3 to 0)	_	Low

			Inte	errupt Vector	_		IPR	
Interru	rrupt Source Number		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
MTU2	MTU0	TGI0A	156	H'00000270 to H'00000273	0 to 15 (0)	IPR09 (15 to 12)	1	High
		TGI0B	157	H'00000274 to H'00000277	-		2	
		TGI0C	158	H'00000278 to H'0000027B	-		3	
		TGI0D	159	H'0000027C to H'0000027F	-		4	
	MTU0	TCI0V	160	H'00000280 to H'00000283	0 to 15 (0)	IPR09 (11 to 8)	1	_
		TGI0E	161	H'00000284 to H'00000287	-		2	
		TGI0F	162	H'00000288 to H'0000028B	-		3	
	MTU1	TGI1A	164	H'00000290 to H'00000293	0 to 15 (0)	IPR09 (7 to 4)	1	_
		TGI1B	165	H'00000294 to H'00000297	-		2	
		TCI1V	168	H'000002A0 to H'000002A3	0 to 15 (0)	IPR09 (3 to 0)	1	_
		TCI1U	169	H'000002A4 to H'000002A7	-		2	
	MTU2	TGI2A	172	H'000002B0 to H'000002B3	0 to 15 (0)	IPR10 (15 to 12)	1	_
		TGI2B	173	H'000002B4 to H'000002B7	-		2	
		TCI2V	176	H'000002C0 to H'000002C3	0 to 15 (0)	IPR10 (11 to 8)	1	_
		TCI2U	177	H'000002C4 to H'000002C7			2	Low

			Inte	errupt Vector	_		IPR	
Interrupt Source Number		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority	
MTU2	MTU3	TGI3A	180	H'000002D0 to H'000002D3	0 to 15 (0)	IPR10 (7 to 4)	1	High
		TGI3B	181	H'000002D4 to H'000002D7	<del>-</del>		2	
		TGI3C	182	H'000002D8 to H'000002DB	-		3	
		TGI3D	183	H'000002DC to H'000002DF	_		4	
		TCI3V	184	H'000002E0 to H'000002E3	0 to 15 (0)	IPR10 (3 to 0)	_	_
	MTU4	TGI4A	188	H'000002F0 to H'000002F3	0 to 15 (0)	IPR11 (15 to 12)	1	_
		TGI4B	189	H'000002F4 to H'000002F7	-		2	
		TGI4C	190	H'000002F8 to H'000002FB	-		3	
		TGI4D	191	H'000002FC to H'000002FF	-		4	
		TCI4V	192	H'00000300 to H'00000303	0 to 15 (0)	IPR11 (11 to 8)	_	_
	MTU5	TGI5U	196	H'00000310 to H'00000313	0 to 15 (0)	IPR11 (7 to 4)	1	_
		TGI5V	197	H'00000314 to H'00000317	-		2	
		TGI5W	198	H'00000318 to H'0000031B	-		3	
POE2	OEI1		200	H'00000320 to H'00000323	0 to 15 (0)	IPR11 (3 to 0)	1	_
	OEI2		201	H'00000324 to H'00000327	-		2	<b>↓</b> Low

Interrupt Source Number		Inte	errupt Vector			IPR		
		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority	
MTU2S	MTU3S	TGI3A	204	H'00000330 to H'00000333	0 to 15 (0)	IPR12 (15 to 12)	1	High
		TGI3B	205	H'00000334 to H'00000337	-		2	
		TGI3C	206	H'00000338 to H'0000033B	-		3	
		TGI3D	207	H'0000033C to H'0000033F	-		4	
		TCI3V	208	H'00000340 to H'00000343	0 to 15 (0)	IPR12 (11 to 8)		_
	MTU4S	TGI4A	212	H'00000350 to H'00000353	0 to 15 (0)	IPR12 (7 to 4)	1	_
		TGI4B	213	H'00000354 to H'00000357	-		2	
		TGI4C	214	H'00000358 to H'0000035B	-		3	
		TGI4D	215	H'0000035C to H'0000035F	-		4	
		TCI4V	216	H'00000360 to H'00000363	0 to 15 (0)	IPR12 (3 to 0)	_	_
	MTU5S	TGI5U	220	H'00000370 to H'00000373	0 to 15 (0)	IPR13 (15 to 12)	1	_
		TGI5V	221	H'00000374 to H'00000377	-		2	
		TGI5W	222	H'00000378 to H'0000037B	<del>-</del>		3	
POE2	OEI3		224	H'00000380 to H'00000383	0 to 15 (0)	IPR13 (11 to 8)	_	Low

			Inte	errupt Vector	_		IPR	
Interrupt Source Number		Vector Table  Vector Address Offset		Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority	
IIC3	STPI		228	H'00000390 to H'00000393	0 to 15 (0)	IPR13 (7 to 4)	1	High
	NAKI		229	H'00000394 to H'00000397	_		2	
	RXI		230	H'00000398 to H'0000039B	-		3	
	TXI		231	H'0000039C to H'0000039F	_		4	
	TEI		232	H'000003A0 to H'000003A3	_		5	
SCIF	SCIF0	BRI0	240	H'000003C0 to H'000003C3	0 to 15 (0)	IPR14 (15 to 12)	1	_
		ERI0	241	H'000003C4 to H'000003C7	_		2	
		RXI0	242	H'000003C8 to H'000003CB	_		3	
		TXI0	243	H'000003CC to H'000003CF	_		4	
	SCIF1	BRI1	244	H'000003D0 to H'000003D3	0 to 15 (0)	IPR14 (11 to 8)	1	_
		ERI1	245	H'000003D4 to H'000003D7	_		2	
		RXI1	246	H'000003D8 to H'000003DB	-		3	
		TXI1	247	H'000003DC to H'000003DF	_		4	
	SCIF2	BRI2	248	H'000003E0 to H'000003E3	0 to 15 (0)	IPR14 (7 to 4)	1	
		ERI2	249	H'000003E4 to H'000003E7	_		2	
		RXI2	250	H'000003E8 to H'000003EB	-		3	
		TXI2	251	H'000003EC to H'000003EF	_		4	Low



			Inte	errupt Vector	_		IPR	
Interru	ıpt Source	Number	Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
SCIF	SCIF3	BRI3	252	H'000003F0 to H'000003F3	0 to 15 (0)	IPR14 (3 to 0)	1	High
		ERI3	253	H'000003F4 to H'000003F7	-		2	
		RXI3	254	H'000003F8 to H'000003FB	-		3	
		TXI3	255	H'000003FC to H'000003FF	_		4	Low

# 5.6 Operation

#### **5.6.1** Interrupt Operation Sequence

The sequence of interrupt operations is described below. Figure 5.2 shows the operation flow.

- 1. The interrupt request sources send interrupt request signals to the interrupt controller.
- 2. The interrupt controller selects the highest-priority interrupt from the interrupt requests sent, following the priority levels set in interrupt priority registers 01, 02, and 05 to 14 (IPR01, IPR02, and IPR05 to IPR14). Lower priority interrupts are ignored\*. If two of these interrupts have the same priority level or if multiple interrupts occur within a single IPR, the interrupt with the highest priority is selected, according to the default priority and IPR setting unit internal priority shown in table 5.4.
- 3. The priority level of the interrupt selected by the interrupt controller is compared with the interrupt level mask bits (I3 to I0) in the status register (SR) of the CPU. If the interrupt request priority level is equal to or less than the level set in bits I3 to I0, the interrupt request is ignored. If the interrupt request priority level is higher than the level in bits I3 to I0, the interrupt controller accepts the interrupt and sends an interrupt request signal to the CPU.
- 4. When the interrupt controller accepts an interrupt, a low level is output from the  $\overline{\text{IRQOUT}}$  pin.
- 5. The CPU detects the interrupt request sent from the interrupt controller when the CPU decodes the instruction to be executed. Instead of executing the decoded instruction, the CPU starts interrupt exception handling (figure 5.4).
- 6. The interrupt exception service routine start address is fetched from the exception handling vector table corresponding to the accepted interrupt.
- 7. The status register (SR) is saved onto the stack, and the priority level of the accepted interrupt is copied to bits I3 to I0 in SR.
- 8. The program counter (PC) is saved onto the stack.
- 9. The CPU jumps to the fetched interrupt exception service routine start address and starts executing the program. The jump that occurs is not a delayed branch.
- 10. A high level is output from the <u>IRQOUT</u> pin. However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just being accepted, the <u>IRQOUT</u> pin holds low level.

Notes: The interrupt source flag should be cleared in the interrupt handler. After clearing the interrupt source flag, "time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU" shown in table 5.5 is required before the interrupt source sent to the CPU is actually cancelled. To ensure that an interrupt request that should have been cleared is not inadvertently accepted again, read the interrupt source flag after it has been cleared, and then execute an RTE instruction.

- Interrupt requests that are designated as edge-sensing are held pending until the interrupt requests are accepted. IRQ interrupts, however, can be cancelled by accessing the IRQ interrupt request register (IRQRR). For details, see section 5.4.4, IRQ Interrupts.
  - Interrupts held pending due to edge-sensing are cleared by a power-on reset.




Figure 5.2 Interrupt Operation Flow

#### 5.6.2 **Stack after Interrupt Exception Handling**

Figure 5.3 shows the stack after interrupt exception handling.




Figure 5.3 Stack after Interrupt Exception Handling

# 5.7 Interrupt Response Time

Table 5.5 lists the interrupt response time, which is the time from the occurrence of an interrupt request until the interrupt exception handling starts and fetching of the first instruction in the exception service routine begins. The interrupt processing operations differ in the cases when banking is disabled, when banking is enabled without register bank overflow, and when banking is enabled with register bank overflow. Figures 5.4 and 5.5 show examples of pipeline operation when banking is disabled. Figures 5.6 and 5.7 show examples of pipeline operation when banking is enabled without register bank overflow. Figures 5.8 and 5.9 show examples of pipeline operation when banking is enabled with register bank overflow.

**Table 5.5** Interrupt Response Time

			Number of States					
Item			NMI	User Break	H-UDI	IRQ, PINT	Peripheral Module	
Time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU			2 lcyc + 2 Bcyc + 1 Pcyc	3 lcyc	2 lcyc + 1 Pcyc	2 lcyc + 3 Bcyc + 1 Pcyc	2 lcyc + 1 Bcyc + 1 Pcyc	
Time from	No register	Min.	3 lcyc + m1 + m2					Min. is when the interrupt
input of interrupt request signal to CPU until sequence	banking	Max.	4 lcyc + 2(m	1 + m2) + m3				<ul> <li>wait time is zero.</li> <li>Max. is when a higher- priority interrupt request has occurred during interrupt exception handling.</li> </ul>
currently being executed is	Register	Min.	_		3 lcyc + m1	+ m2		Min. is when the interrupt
completed, interrupt exception handling starts, and first	banking without register bank overflow	Max.	_		12 lcyc + m	1 + m2		wait time is zero.  Max. is when an interrupt request has occurred during execution of the RESBANK instruction.
instruction in interrupt exception service routine is fetched	Register	Min.	_		3 lcyc + m1	+ m2		Min. is when the interrupt
	banking Max. with register bank overflow		_		3 lcyc + m1 + m2 + 19(m4)			wait time is zero.  Max. is when an interrupt request has occurred during execution of the RESBANK instruction.

#### **Number of States**

Item			NMI	User Break	H-UDI	IRQ, PINT	Peripheral Module	Remarks
Interrupt response time	No register banking	Min.	5 lcyc + 2 Bcyc + 1 Pcyc + m1 + m2	6 lcyc + m1 + m2	5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	200-MHz operation* <sup>1</sup> * <sup>2</sup> : 0.040 to 0.110 μs
		Max.	6 lcyc + 2 Bcyc + 1 Pcyc + 2(m1 + m2) + m3	7 lcyc + 2(m1 + m2) + m3	6 lcyc + 1 Pcyc + 2(m1 + m2) + m3	6 lcyc + 3 Bcyc + 1 Pcyc + 2(m1 + m2) + m3	6 lcyc + 1 Bcyc + 1 Pcyc + 2(m1 + m2) + m3	200-MHz operation* <sup>1</sup> * <sup>2</sup> : 0.060 to 0.130 μs
	Register banking without register	Min.	_	_	5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	200-MHz operation* <sup>1</sup> * <sup>2</sup> : 0.040 to 0.110 μs
	bank overflow	Max.	_	_	14 lcyc + 1 Pcyc + m1 + m2	14 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	14 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	200-MHz operation* <sup>1</sup> * <sup>2</sup> : 0.085 to 0.155 μs
	Register banking with register	Min.	_	_	5 lcyc + 1 Pcyc + m1 + m2	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2	200-MHz operation* <sup>1</sup> * <sup>2</sup> : 0.040 to 0.110 μs
	bank overflow	Max.	_	_	5 lcyc + 1 Pcyc + m1 + m2 + 19(m4)	5 lcyc + 3 Bcyc + 1 Pcyc + m1 + m2 + 19(m4)	5 lcyc + 1 Bcyc + 1 Pcyc + m1 + m2 + 19(m4)	200-MHz operation* <sup>1</sup> * <sup>2</sup> : 0.135 to 0.205 μs

Notes: m1 to m4 are the number of states needed for the following memory accesses.

m1: Vector address read (longword read)

m2: SR save (longword write)

m3: PC save (longword write)

m4: Banked registers (R0 to R14, GBR, MACH, MACL, and PR) are restored from the stack.

- 1. In the case that m1 = m2 = m3 = m4 = 1 lcyc.
- 2. In the case that  $(I\phi, B\phi, P\phi) = (200 \text{ MHz}, 66 \text{ MHz}, 33 \text{ MHz}).$






Figure 5.4 Example of Pipeline Operation when IRQ Interrupt is Accepted (No Register Banking)




Figure 5.5 Example of Pipeline Operation for Multiple Interrupts (No Register Banking)




Figure 5.6 Example of Pipeline Operation when IRQ Interrupt is Accepted (Register Banking without Register Bank Overflow)




Figure 5.7 Example of Pipeline Operation when Interrupt is Accepted during RESBANK Instruction Execution (Register Banking without Register Bank Overflow)




Figure 5.8 Example of Pipeline Operation when IRQ Interrupt is Accepted (Register Banking with Register Bank Overflow)




Figure 5.9 Example of Pipeline Operation when Interrupt is Accepted during RESBANK **Instruction Execution (Register Banking with Register Bank Overflow)** 

# 5.8 Register Banks

This LSI has fifteen register banks used to perform register saving and restoration required in the interrupt processing at high speed. Figure 5.10 shows the register bank configuration.




Figure 5.10 Overview of Register Bank Configuration

#### 5.8.1 Banked Register and Input/Output of Banks

#### (1) Banked Register

The contents of the general registers (R0 to R14), global base register (GBR), multiply and accumulate registers (MACH and MACL), and procedure register (PR), and the vector table address offset are banked.

#### (2) Input/Output of Banks

This LSI has fifteen register banks, bank 0 to bank 14. Register banks are stacked in first-in last-out (FILO) sequence. Saving takes place in order, beginning from bank 0, and restoration takes place in the reverse order, beginning from the last bank saved to.

#### **5.8.2** Bank Save and Restore Operations

#### (1) Saving to Bank

Figure 5.11 shows register bank save operations. The following operations are performed when an interrupt for which usage of register banks is allowed is accepted by the CPU:

- a. Assume that the bank number bit value in the bank number register (IBNR), BN, is i before the interrupt is generated.
- b. The contents of registers R0 to R14, GBR, MACH, MACL, and PR, and the interrupt vector table address offset (VTO) of the accepted interrupt are saved in the bank indicated by BN, bank i.
- c. The BN value is incremented by 1.




Figure 5.11 Bank Save Operations

Figure 5.12 shows the timing for saving to a register bank. Saving to a register bank takes place between the start of interrupt exception handling and the start of fetching the first instruction in the interrupt exception service routine.




Figure 5.12 Bank Save Timing

## (2) Restoration from Bank

The RESBANK (restore from register bank) instruction is used to restore data saved in a register bank. After restoring data from the register banks with the RESBANK instruction at the end of the interrupt exception service routine, execute the RTE instruction to return from interrupt exception service routine.

#### **5.8.3** Save and Restore Operations after Saving to All Banks

If an interrupt occurs and usage of the register banks is enabled for the interrupt accepted by the CPU in a state where saving has been performed to all register banks, automatic saving to the stack is performed instead of register bank saving if the BOVE bit in the bank number register (IBNR) is cleared to 0. If the BOVE bit in IBNR is set to 1, register bank overflow exception occurs and data is not saved to the stack.

Save and restore operations when using the stack are as follows:

#### (1) Saving to Stack

- 1. The status register (SR) and program counter (PC) are saved to the stack during interrupt exception handling.
- 2. The contents of the banked registers (R0 to R14, GBR, MACH, MACL, and PR) are saved to the stack. The registers are saved to the stack in the order of MACL, MACH, GBR, PR, R14, R13, ..., R1, and R0.
- 3. The register bank overflow bit (BO) in SR is set to 1.
- 4. The bank number bit (BN) value in the bank number register (IBNR) remains set to the maximum value of 15.

#### (2) Restoration from Stack

When the RESBANK (restore from register bank) instruction is executed with the register bank overflow bit (BO) in SR set to 1, the CPU operates as follows:

- 1. The contents of the banked registers (R0 to R14, GBR, MACH, MACL, and PR) are restored from the stack. The registers are restored from the stack in the order of R0, R1, ..., R13, R14, PR, GBR, MACH, and MACL.
- 2. The bank number bit (BN) value in the bank number register (IBNR) remains set to the maximum value of 15.



### 5.8.4 Register Bank Exception

There are two register bank exceptions (register bank errors): register bank overflow and register bank underflow.

#### (1) Register Bank Overflow

This exception occurs if, after data has been saved to all of the register banks, an interrupt for which register bank use is allowed is accepted by the CPU, and the BOVE bit in the bank number register (IBNR) is set to 1. In this case, the bank number bit (BN) value in the bank number register (IBNR) remains set to the bank count of 15 and saving is not performed to the register bank.

#### (2) Register Bank Underflow

This exception occurs if the RESBANK (restore from register bank) instruction is executed when no data has been saved to the register banks. In this case, the values of R0 to R14, GBR, MACH, MACL, and PR do not change. In addition, the bank number bit (BN) value in the bank number register (IBNR) remains set to 0.

#### 5.8.5 Register Bank Error Exception Handling

When a register bank error occurs, register bank error exception handling starts. When this happens, the CPU operates as follows:

- 1. The exception service routine start address which corresponds to the register bank error that occurred is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction for a register bank overflow, and the start address of the executed RESBANK instruction for a register bank underflow. To prevent multiple interrupts from occurring at a register bank overflow, the interrupt priority level that caused the register bank overflow is written to the interrupt mask level bits (I3 to I0) of the status register (SR).
- 4. Program execution starts from the exception service routine start address.

# 5.9 Data Transfer with Interrupt Request Signals

Interrupt request signals can be used to activate the DMAC and transfer data.

Interrupt sources that are designated to activate the DMAC are masked without being input to the INTC. The mask condition is as follows:

```
Mask condition = DME • (DE0 • interrupt source select 0 + DE1 • interrupt source select 1 + DE2 • interrupt source select 2 + DE3 • interrupt source select 3 + DE4 • interrupt source select 4 + DE5 • interrupt source select 5 + DE6 • interrupt source select 7)
```

Figure 5.13 shows a block diagram of interrupt control.

Here, DME is bit 0 in DMAOR of the DMAC, and DEn (n = 0 to 7) is bit 0 in CHCR0 to CHCR7 of the DMAC. For details, see section 9, Direct Memory Access Controller (DMAC).




Figure 5.13 Interrupt Control Block Diagram

# 5.9.1 Handling Interrupt Request Signals as Sources for CPU Interrupt but Not DMAC Activating

- 1 Do not select DMAC activating sources or clear the DME bit to 0. If, DMAC activating sources are selected, clear the DE bit to 0 for the relevant channel of the DMAC.
- 2. When interrupts occur, interrupt requests are sent to the CPU.
- 3. The CPU clears the interrupt source and performs the necessary processing in the interrupt exception service routine.

# 5.9.2 Handling Interrupt Request Signals as Sources for Activating DMAC but Not CPU Interrupt

- 1. Select DMAC activating sources and set both the DE and DME bits to 1. This masks CPU interrupt sources regardless of the interrupt priority register settings.
- 2. Activating sources are applied to the DMAC when interrupts occur.
- 3. The DMAC clears the interrupt sources when starting transfer.

## 5.10 Usage Note

#### **5.10.1** Timing to Clear an Interrupt Source

The interrupt source flags should be cleared in the interrupt exception service routine. After clearing the interrupt source flag, "time from occurrence of interrupt request until interrupt controller identifies priority, compares it with mask bits in SR, and sends interrupt request signal to CPU" shown in table 5.5 is required before the interrupt source sent to the CPU is actually cancelled. To ensure that an interrupt request that should have been cleared is not inadvertently accepted again, read the interrupt source flag after it has been cleared, and then execute an RTE instruction.

# Section 6 User Break Controller (UBC)

The user break controller (UBC) provides functions that simplify program debugging. These functions make it easy to design an effective self-monitoring debugger, enabling the chip to debug programs without using an in-circuit emulator. Instruction fetch or data read/write (bus master (CPU or DMAC) selection in the case of data read/write), data size, data contents, address value, and stop timing in the case of instruction fetch are break conditions that can be set in the UBC. Since this LSI uses a Harvard architecture, instruction fetch on the CPU bus (C bus) is performed by issuing bus cycles on the instruction fetch bus (F bus), and data access on the C bus is performed by issuing bus cycles on the memory access bus (M bus). The UBC monitors the C bus and internal bus (I bus).

## **6.1** Features

1. The following break comparison conditions can be set.

Number of break channels: two channels (channels 0 and 1)

User break can be requested as the independent condition on channels 0 and 1.

Address

Comparison of the 32-bit address is maskable in 1-bit units.

One of the three address buses (F address bus (FAB), M address bus (MAB), and I address bus (IAB)) can be selected.

• Data

Comparison of the 32-bit data is maskable in 1-bit units.

One of the two data buses (M data bus (MDB) and I data bus (IDB)) can be selected.

Bus master when I bus is selected

Selection of CPU cycles or DMAC cycles

Bus cycle

Instruction fetch (only when C bus is selected) or data access

- Read/write
- Operand size

Byte, word, and longword

- 2. In an instruction fetch cycle, it can be selected whether the start of user break interrupt exception processing is set before or after an instruction is executed.
- 3. When a break condition is satisfied, a trigger signal is output from the  $\overline{UBCTRG}$  pin.

Figure 6.1 shows a block diagram of the UBC.




Figure 6.1 Block Diagram of UBC

# 6.2 Input/Output Pin

Table 6.1 shows the pin configuration of the UBC.

**Table 6.1 Pin Configuration** 

Pin Name	Symbol	I/O	Function
UBC trigger	UBCTRG	Output	Indicates that a setting condition is satisfied on either channel 0 or 1 of the UBC.

#### 6.3 **Register Descriptions**

The UBC has the following registers. Five control registers for each channel and one common control register for channel 0 and channel 1 are available. A register for each channel is described as BAR\_0 for the BAR register in channel 0.

**Register Configuration Table 6.2** 

Channel	Register Name	Abbrevia- tion	R/W	Initial Value	Address	Access Size
0	Break address register_0	BAR_0	R/W	H'00000000	H'FFFC0400	32
	Break address mask register_0	BAMR_0	R/W	H'00000000	H'FFFC0404	32
	Break bus cycle register_0	BBR_0	R/W	H'0000	H'FFFC04A0	16
	Break data register_0	BDR_0	R/W	H'00000000	H'FFFC0408	32
	Break data mask register_0	BDMR_0	R/W	H'00000000	H'FFFC040C	32
1	Break address register_1	BAR_1	R/W	H'00000000	H'FFFC0410	32
	Break address mask register_1	BAMR_1	R/W	H'00000000	H'FFFC0414	32
	Break bus cycle register_1	BBR_1	R/W	H'0000	H'FFFC04B0	16
	Break data register_1	BDR_1	R/W	H'00000000	H'FFFC0418	32
	Break data mask register_1	BDMR_1	R/W	H'00000000	H'FFFC041C	32
Common	Break control register	BRCR	R/W	H'00000000	H'FFFC04C0	32

## 6.3.1 Break Address Register (BAR)

BAR is a 32-bit readable/writable register. BAR specifies the address used as a break condition in each channel. The control bits CD[1:0] in the break bus cycle register (BBR) select one of the three address buses for a break condition. BAR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BA31	BA30	BA29	BA28	BA27	BA26	BA25	BA24	BA23	BA22	BA21	BA20	BA19	BA18	BA17	BA16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8	BA7	BA6	BA5	BA4	ВАЗ	BA2	BA1	BA0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
<u> </u>	DIL Name	value	IX/ V V	Description
31 to 0	BA31 to BA0	All 0	R/W	Break Address
				Store an address on the CPU address bus (FAB or MAB) or IAB specifying break conditions.
				When the C bus and instruction fetch cycle are selected by BBR, specify an FAB address in bits BA31 to BA0.
				When the C bus and data access cycle are selected by BBR, specify an MAB address in bits BA31 to BA0.

Note: When setting the instruction fetch cycle as a break condition, clear the LSB in BAR to 0.

#### Break Address Mask Register (BAMR) 6.3.2

BAMR is a 32-bit readable/writable register. BAMR specifies bits masked in the break address bits specified by BAR. BAMR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BAM31	ВАМ30	BAM29	BAM28	BAM27	BAM26	BAM25	BAM24	BAM23	BAM22	BAM21	BAM20	BAM19	BAM18	BAM17	BAM16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BAM15	BAM14	BAM13	BAM12	BAM11	BAM10	ВАМ9	BAM8	BAM7	BAM6	BAM5	BAM4	вамз	BAM2	BAM1	BAM0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Initial value: R/W:				0 R/W	0 R/W	0 R/W	0 R/W		0 R/W	0 R/W	0 R/W		0 R/W	0 R/W	0 R/W	0 R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAM31 to	All 0	R/W	Break Address Mask
	BAM0			Specify bits masked in the break address bits specified by BAR (BA31 to BA0).
				Break address bit BAn is included in the break condition
				Break address bit BAn is masked and not included in the break condition
				Note: n = 31 to 0

## 6.3.3 Break Data Register (BDR)

BDR is a 32-bit readable/writable register. The control bits CD[1:0]in the break bus cycle register (BBR) select one of the two data buses for a break condition. BDR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BD31	BD30	BD29	BD28	BD27	BD26	BD25	BD24	BD23	BD22	BD21	BD20	BD19	BD18	BD17	BD16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BD15	BD14	BD13	BD12	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BD31 to BD0	All 0	R/W	Break Data Bits
				Store data which specifies a break condition.
				If the I bus is selected in BBR, specify the break data on IDB in bits BD31 to BD0.
				If the C bus is selected in BBR, specify the break data on MDB is set in bits BD31 to BD0.

Notes: 1. Set the operand size when specifying a value on a data bus as the break condition.

2. When the byte size is selected as a break condition, the same byte data must be set in bits 31 to 24, 23 to 16, 15 to 8, and 7 to 0 in BDR as the break data. Similarly, when the word size is selected, the same word data must be set in bits 31 to 16 and 15 to 0.

## 6.3.4 Break Data Mask Register (BDMR)

BDMR is a 32-bit readable/writable register. BDMR specifies bits masked in the break data bits specified by BDR. BDMR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BDM31	BDM30	BDM29	BDM28	BDM27	BDM26	BDM25	BDM24	BDM23	BDM22	BDM21	BDM20	BDM19	BDM18	BDM17	BDM16
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BDM15	BDM14	BDM13	BDM12	BDM11	BDM10	BDM9	BDM8	BDM7	BDM6	BDM5	BDM4	BDM3	BDM2	BDM1	BDM0
Initial value: R/W:	0 R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	BDM31 to	All 0	R/W	Break Data Mask
	BDM0			Specify bits masked in the break data bits specified by BDR (BD31 to BD0).
				0: Break data bit BDn is included in the break condition
				Break data bit BDn is masked and not included in the break condition
				Note: n = 31 to 0

Notes: 1. Set the operand size when specifying a value on a data bus as the break condition.

2. When the byte size is selected as a break condition, the same byte data must be set in bits 31 to 24, 23 to 16, 15 to 8, and 7 to 0 in BDMR as the break mask data. Similarly, when the word size is selected, the same word data must be set in bits 31 to 16 and 15 to 0.

## 6.3.5 Break Bus Cycle Register (BBR)

BBR is a 16-bit readable/writable register, which specifies (1) disabling or enabling of user break interrupt requests, (2) including or excluding of the data bus value, (3) bus master of the I bus, (4) C bus cycle or I bus cycle, (5) instruction fetch or data access, (6) read or write, and (7) operand size as the break conditions. BBR is initialized to H'0000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	UBID	DBE	-	-	CP[	[1:0]	CD	[1:0]	ID[	1:0]	RW	[1:0]	SZ	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	UBID	0	R/W	User Break Interrupt Disable
				Disables or enables user break interrupt requests when a break condition is satisfied.
				0: User break interrupt requests enabled
				1: User break interrupt requests disabled
12	DBE	0	R/W	Data Break Enable
				Selects whether the data bus condition is included in the break conditions.
				Data bus condition is not included in break conditions
				1: Data bus condition is included in break conditions
11, 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9, 8	CP[1:0]	00	R/W	I-Bus Bus Master Select
				Select the bus master when the bus cycle of the break condition is the I bus cycle. However, when the C bus cycle is selected, this bit is invalidated (only the CPU cycle).
				x1: CPU cycle is included in break conditions
				1x: DMAC cycle is included in break conditions

Bit	Bit Name	Initial Value	R/W	Description
7, 6	CD[1:0]	00	R/W	C Bus Cycle/I Bus Cycle Select
				Select the C bus cycle or I bus cycle as the bus cycle of the break condition.
				00: Condition comparison is not performed
				01: Break condition is the C bus (F bus or M bus) cycle
				10: Break condition is the I bus cycle
				11: Break condition is the C bus (F bus or M bus) cycle
5, 4	ID[1:0]	00	R/W	Instruction Fetch/Data Access Select
				Select the instruction fetch cycle or data access cycle as the bus cycle of the break condition. If the instruction fetch cycle is selected, select the C bus cycle.
				00: Condition comparison is not performed
				01: Break condition is the instruction fetch cycle
				10: Break condition is the data access cycle
				<ol> <li>Break condition is the instruction fetch cycle or data access cycle</li> </ol>
3, 2	RW[1:0]	00	R/W	Read/Write Select
				Select the read cycle or write cycle as the bus cycle of the break condition.
				00: Condition comparison is not performed
				01: Break condition is the read cycle
				10: Break condition is the write cycle
				11: Break condition is the read cycle or write cycle
1, 0	SZ[1:0]	00	R/W	Operand Size Select
				Select the operand size of the bus cycle for the break condition.
				00: Break condition does not include operand size
				01: Break condition is byte access
				10: Break condition is word access
				11: Break condition is longword access

[Legend]

X: Don't care



## 6.3.6 Break Control Register (BRCR)

BRCR sets the following conditions:

- 1. Specifies whether a start of user break interrupt exception processing by instruction fetch cycle is set before or after instruction execution.
- 2. Specifies the pulse width of the  $\overline{UBCTRG}$  output when a break condition is satisfied.

BRCR is a 32-bit readable/writable register that has break condition match flags and bits for setting other break conditions. For the condition match flags of bits 15 to 12, writing 1 is invalid (previous values are retained) and writing 0 is only possible. To clear the flag, write 0 to the flag bit to be cleared and 1 to all other flag bits. BRCR is initialized to H'00000000 by a power-on reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CKS	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SCMFC 0	SCMFC 1	SCMFD 0	SCMFD 1	-	-	-	-	-	PCB1	РСВ0	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R	R	R	R	R/W	R/W	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 18		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
17, 16	CKS[1:0]	00	R/W	Clock Select
				Specifies the pulse width output to the $\overline{\text{UBCTRG}}$ pin when a break condition is satisfied.
				00: Pulse width of UBCTRG is one bus clock cycle
				01: Pulse width of UBCTRG is two bus clock cycles
				10: Pulse width of UBCTRG is four bus clock cycles
				11: Pulse width of UBCTRG is eight bus clock cycles

Bit	Bit Name	Initial Value	R/W	Description
15	SCMFC0	0	R/W	C Bus Cycle Condition Match Flag 0
				When the C bus cycle condition in the break conditions set for channel 0 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				The C bus cycle condition for channel 0 does not match
				1: The C bus cycle condition for channel 0 matches
14	SCMFC1	0	R/W	C Bus Cycle Condition Match Flag 1
				When the C bus cycle condition in the break conditions set for channel 1 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				The C bus cycle condition for channel 1 does not match
				1: The C bus cycle condition for channel 1 matches
13	SCMFD0	0	R/W	I Bus Cycle Condition Match Flag 0
				When the I bus cycle condition in the break conditions set for channel 0 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				The I bus cycle condition for channel 0 does not match
				1: The I bus cycle condition for channel 0 matches
12	SCMFD1	0	R/W	I Bus Cycle Condition Match Flag 1
				When the I bus cycle condition in the break conditions set for channel 1 is satisfied, this flag is set to 1. In order to clear this flag, write 0 to this bit.
				The I bus cycle condition for channel 1 does not match
				1: The I bus cycle condition for channel 1 matches
11 to 7		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6	PCB1	0	R/W	PC Break Select 1
				Selects the break timing of the instruction fetch cycle for channel 1 as before or after instruction execution.
				PC break of channel 1 is generated before instruction execution
				PC break of channel 1 is generated after instruction execution

Bit	Bit Name	Initial Value	R/W	Description
5	PCB0	0	R/W	PC Break Select 0
				Selects the break timing of the instruction fetch cycle for channel 0 as before or after instruction execution.
				<ol> <li>PC break of channel 0 is generated before instruction execution</li> </ol>
				1: PC break of channel 0 is generated after instruction execution
4 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

## 6.4 Operation

## 6.4.1 Flow of the User Break Operation

The flow from setting of break conditions to user break interrupt exception handling is described below:

- 1. The break address is set in a break address register (BAR). The masked address bits are set in a break address mask register (BAMR). The break data is set in the break data register (BDR). The masked data bits are set in the break data mask register (BDMR). The bus break conditions are set in the break bus cycle register (BBR). Three control bit groups of BBR (C bus cycle/I bus cycle select, instruction fetch/data access select, and read/write select) are each set. No user break will be generated if even one of these groups is set to 00. The relevant break control conditions are set in the bits of the break control register (BRCR). Make sure to set all registers related to breaks before setting BBR, and branch after reading from the last written register. The newly written register values become valid from the instruction at the branch destination.
- 2. In the case where the break conditions are satisfied and the user break interrupt request is enabled, the UBC sends a user break interrupt request to the INTC, sets the C bus condition match flag (SCMFC) or I bus condition match flag (SCMFD) for the appropriate channel, and outputs a pulse to the UBCTRG pin with the width set by the CKS[1:0] bits. Setting the UBID bit in BBR to 1 enables external monitoring of the trigger output without requesting user break interrupts.
- 3. On receiving a user break interrupt request signal, the INTC determines its priority. Since the user break interrupt has a priority level of 15, it is accepted when the priority level set in the interrupt mask level bits (I3 to I0) of the status register (SR) is 14 or lower. If the I3 to I0 bits are set to a priority level of 15, the user break interrupt is not accepted, but the conditions are checked, and condition match flags are set if the conditions match. For details on ascertaining the priority, see section 5, Interrupt Controller (INTC).
- 4. Condition match flags (SCMFC and SCMFD) can be used to check which condition has been satisfied. Clear the condition match flags during the user break interrupt exception processing routine. The interrupt occurs again if this operation is not performed.
- 5. There is a chance that the break set in channel 0 and the break set in channel 1 occur around the same time. In this case, there will be only one user break request to the INTC, but these two break channel match flags may both be set.
- 6. When selecting the I bus as the break condition, note as follows:
  - Several bus masters, including the CPU and DMAC, are connected to the I bus. The UBC monitors bus cycles generated by the bus master specified by BBR, and determines the condition match.



- Whether or not an access issued on the C bus by the CPU is issued on the I bus depends on the cache settings. Regarding the I bus operation under cache conditions, see table 7.8 in section 7, Cache.
- When a break condition is specified for the I bus, only the data access cycle is monitored. The instruction fetch cycle (including the cache renewal cycle) is not monitored.
- The DMAC only issues data access cycles for I bus cycles.
- If a break condition is specified for the I bus, even when the condition matches in an I bus cycle resulting from an instruction executed by the CPU, at which instruction the user break interrupt request is to be accepted cannot be clearly defined.

## **6.4.2** Break on Instruction Fetch Cycle

- 1. When C bus/instruction fetch/read/word or longword is set in the break bus cycle register (BBR), the break condition is the FAB bus instruction fetch cycle. Whether a start of user break interrupt exception processing is set before or after the execution of the instruction can then be selected with the PCB0 or PCB1 bit of the break control register (BRCR) for the appropriate channel. If an instruction fetch cycle is set as a break condition, clear BA0 bit in the break address register (BAR) to 0. A break cannot be generated as long as this bit is set to 1.
- 2. A break for instruction fetch which is set as a break before instruction execution occurs when it is confirmed that the instruction has been fetched and will be executed. This means a break does not occur for instructions fetched by overrun (instructions fetched at a branch or during an interrupt transition, but not to be executed). When this kind of break is set for the delay slot of a delayed branch instruction, the user break interrupt request is not received until the execution of the first instruction at the branch destination.

Note: If a branch does not occur at a delayed branch instruction, the subsequent instruction is not recognized as a delay slot.

- 3. When setting a break condition for break after instruction execution, the instruction set with the break condition is executed and then the break is generated prior to execution of the next instruction. As with pre-execution breaks, a break does not occur with overrun fetch instructions. When this kind of break is set for a delayed branch instruction and its delay slot, the user break interrupt request is not received until the first instruction at the branch destination.
- 4. When an instruction fetch cycle is set, the break data register (BDR) is ignored. Therefore, break data cannot be set for the break of the instruction fetch cycle.
- 5. If the I bus is set for a break of an instruction fetch cycle, the setting is invalidated.



## 6.4.3 Break on Data Access Cycle

- 1. If the C bus is specified as a break condition for data access break, condition comparison is performed for the addresses (and data) accessed by the executed instructions, and a break occurs if the condition is satisfied. If the I bus is specified as a break condition, condition comparison is performed for the addresses (and data) of the data access cycles that are issued by the bus master specified by the bits to select the bus master of the I bus, and a break occurs if the condition is satisfied. For details on the CPU bus cycles issued on the I bus, see 6 in section 6.4.1, Flow of the User Break Operation.
- 2. The relationship between the data access cycle address and the comparison condition for each operand size is listed in table 6.3.

Table 6.3 Data Access Cycle Addresses and Operand Size Comparison Conditions

Access Size	Address Compared
Longword	Compares break address register bits 31 to 2 to address bus bits 31 to 2
Word	Compares break address register bits 31 to 1 to address bus bits 31 to 1
Byte	Compares break address register bits 31 to 0 to address bus bits 31 to 0

This means that when address H'00001003 is set in the break address register (BAR), for example, the bus cycle in which the break condition is satisfied is as follows (where other conditions are met).

Longword access at H'00001000

Word access at H'00001002

Byte access at H'00001003

- 3. When the data value is included in the break conditions:
  - When the data value is included in the break conditions, either longword, word, or byte is specified as the operand size in the break bus cycle register (BBR). When data values are included in break conditions, a break is generated when the address conditions and data conditions both match. To specify byte data for this case, set the same data in the four bytes at bits 31 to 24, 23 to 16, 15 to 8, and 7 to 0 of the break data register (BDR) and break data mask register (BDMR). To specify word data for this case, set the same data in the two words at bits 31 to 16 and 15 to 0.
- 4. Access by a PREF instruction is handled as read access in longword units without access data. Therefore, if including the value of the data bus when a PREF instruction is specified as a break condition, a break will not occur.
- 5. If the data access cycle is selected, the instruction at which the break will occur cannot be determined.



#### 6.4.4 **Value of Saved Program Counter**

When a user break interrupt request is received, the address of the instruction from where execution is to be resumed is saved to the stack, and the exception handling state is entered. If the C bus (FAB)/instruction fetch cycle is specified as a break condition, the instruction at which the break should occur can be uniquely determined. If the C bus/data access cycle or I bus/data access cycle is specified as a break condition, the instruction at which the break should occur cannot be uniquely determined.

- 1. When C bus (FAB)/instruction fetch (before instruction execution) is specified as a break condition:
  - The address of the instruction that matched the break condition is saved to the stack. The instruction that matched the condition is not executed, and the break occurs before it. However when a delay slot instruction matches the condition, the instruction is executed, and the branch destination address is saved to the stack.
- 2. When C bus (FAB)/instruction fetch (after instruction execution) is specified as a break condition:
  - The address of the instruction following the instruction that matched the break condition is saved to the stack. The instruction that matches the condition is executed, and the break occurs before the next instruction is executed. However when a delayed branch instruction or delay slot matches the condition, the instruction is executed, and the branch destination address is saved to the stack.
- 3. When C bus/data access cycle or I bus/data access cycle is specified as a break condition: The address after executing several instructions of the instruction that matched the break condition is saved to the stack.

## **6.4.5** Usage Examples

## (1) Break Condition Specified for C Bus Instruction Fetch Cycle

(Example 1-1)

• Register specifications

BAR\_0 = H'00000404, BAMR\_0 = H'00000000, BBR\_0 = H'0054, BAR\_1 = H'00008010, BAMR\_1 = H'00000006, BBR\_1 = H'0054, BDR\_1 = H'00000000, BDMR\_1 = H'00000000, BRCR = H'000000020

<Channel 0>

Address: H'00000404, Address mask: H'00000000

Bus cycle: C bus/instruction fetch (after instruction execution)/read (operand size is not

included in the condition)

<Channel 1>

Address: H'00008010, Address mask: H'00000006

Data: H'00000000, Data mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not

included in the condition)

A user break occurs after an instruction of address H'00000404 is executed or before instructions of addresses H'00008010 to H'00008016 are executed.

(Example 1-2)

Register specifications

 $BAR\_0 = H'00027128, BAMR\_0 = H'00000000, BBR\_0 = H'005A, BAR\_1 = H'00031415, \\ BAMR\_1 = H'00000000, BBR\_1 = H'0054, BDR\_1 = H'00000000, BDMR\_1 = H'00000000, \\ BRCR = H'00000000$ 

<Channel 0>

Address: H'00027128, Address mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/write/word

<Channel 1>

Address: H'00031415, Address mask: H'00000000 Data: H'00000000, Data mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not

included in the condition)

On channel 0, a user break does not occur since instruction fetch is not a write cycle. On channel 1, a user break does not occur since instruction fetch is performed for an even address.



(Example 1-3)

## Register specifications

BAR\_0 = H'00008404, BAMR\_0 = H'00000FFF, BBR\_0 = H'0054, BAR\_1 = H'00008010, BAMR\_1 = H'00000006, BBR\_1 = H'0054, BDR\_1 = H'00000000, BDMR\_1 = H'00000000, BRCR = H'00000020

<Channel 0>

Address: H'00008404, Address mask: H'00000FFF

Bus cycle: C bus/instruction fetch (after instruction execution)/read (operand size is not

included in the condition)

<Channel 1>

Address: H'00008010, Address mask: H'00000006

Data: H'00000000, Data mask: H'00000000

Bus cycle: C bus/instruction fetch (before instruction execution)/read (operand size is not

included in the condition)

A user break occurs after an instruction with addresses H'00008000 to H'00008FFE is executed or before an instruction with addresses H'00008010 to H'00008016 are executed.

## (2) Break Condition Specified for C Bus Data Access Cycle

(Example 2-1)

## Register specifications

 $BAR_0 = H'00123456$ ,  $BAMR_0 = H'00000000$ ,  $BBR_0 = H'0064$ ,  $BAR_1 = H'000ABCDE$ ,

 $BAMR_1 = H'000000FF, BBR_1 = H'106A, BDR_1 = H'A512A512,$ 

 $BDMR_1 = H'000000000, BRCR = H'000000000$ 

<Channel 0>

Address: H'00123456, Address mask: H'00000000

Bus cycle: C bus/data access/read (operand size is not included in the condition)

<Channel 1>

Address: H'000ABCDE, Address mask: H'000000FF

Data: H'0000A512, Data mask: H'00000000

Bus cycle: C bus/data access/write/word

On channel 0, a user break occurs with longword read from address H'00123456, word read from address H'00123456, or byte read from address H'00123456. On channel 1, a user break occurs when word H'A512 is written in addresses H'000ABC00 to H'000ABCFE.



## (3) Break Condition Specified for I Bus Data Access Cycle

(Example 3-1)

## • Register specifications

BAR\_0 = H'00314156, BAMR\_0 = H'00000000, BBR\_0 = H'0094, BAR\_1 = H'00055555, BAMR\_1 = H'00000000, BBR\_1 = H'12A9, BDR\_1 = H'78787878, BDMR\_1 = H'0F0F0F0F0F, BRCR = H'00000000

<Channel 0>

Address: H'00314156, Address mask: H'00000000

Bus cycle: I bus/instruction fetch/read (operand size is not included in the condition)

<Channel 1>

Address: H'00055555, Address mask: H'00000000

Data: H'00000078, Data mask: H'0000000F

Bus cycle: I bus/data access/write/byte

On channel 0, the setting of I bus/instruction fetch is ignored.

On channel 1, a user break occurs when the DMAC writes byte data H'7x in address

H'00055555 on the I bus (write by the CPU does not generate a user break).

## 6.5 Usage Notes

- 1. The CPU can read from or write to the UBC registers via the I bus. Accordingly, during the period from executing an instruction to rewrite the UBC register till the new value is actually rewritten, the desired break may not occur. In order to know the timing when the UBC register is changed, read from the last written register. Instructions after then are valid for the newly written register value.
- 2. The UBC cannot monitor access to the C bus and I bus cycles in the same channel.
- 3. When a user break interrupt request and another exception source occur at the same instruction, which has higher priority is determined according to the priority levels defined in table 4.1 in section 4, Exception Handling. If an exception source with higher priority occurs, the user break interrupt request is not received.
- 4. Note the following when a break occurs in a delay slot.

  If a pre-execution break is set at a delay slot instruction, the user break interrupt request is not received immediately before execution of the branch destination.
- 5. User breaks are disabled during UBC module standby mode. Do not read from or write to the UBC registers during UBC module standby mode; the values are not guaranteed.
- 6. Do not set an address within an interrupt exception handling routine whose interrupt priority level is at least 15 (including user break interrupts) as a break address.
- 7. Do not set break after instruction execution for the SLEEP instruction or for the delayed branch instruction where the SLEEP instruction is placed at its delay slot.
- 8. When setting a break for a 32-bit instruction, set the address where the upper 16 bits are placed. If the address of the lower 16 bits is set and a break before instruction execution is set as a break condition, the break is handled as a break after instruction execution.
- 9. Do not set a user break before instruction execution for the instruction following the DIVU or DIVS instruction. If a user break before instruction execution is set for the instruction following the DIVU or DIVS instruction and an exception or interrupt occurs during execution of the DIVU or DIVS instruction, a user break occurs before instruction execution even though execution of the DIVU or DIVS instruction is halted.
- 10. Do not set a user break both before instruction execution and after instruction execution for instruction of the same address. If, for example, a user break before instruction execution on channel 0 and a user break after instruction on channel 1 are set at the instruction of the same address, the condition match flag for the channel 1 is set even though a user break on channel 0 occurs before instruction execution.



# Section 7 Cache

## 7.1 Features

Capacity

Instruction cache: 8 Kbytes Operand cache: 8 Kbytes

• Structure: Instructions/data separated, 4-way set associative

• Cache lock function (only for operand cache): Way 2 and way 3 are lockable

• Line size: 16 bytes

• Number of entries: 128 entries/way

• Write system: Write-back/write-through selectable

• Replacement method: Least-recently-used (LRU) algorithm

### 7.1.1 Cache Structure

The cache separates data and instructions and uses a 4-way set associative system. It is composed of four ways (banks), each of which is divided into an address section and a data section.

Each of the address and data sections is divided into 128 entries. The data section of the entry is called a line. Each line consists of 16 bytes (4 bytes  $\times$  4). The data capacity per way is 2 Kbytes (16 bytes  $\times$  128 entries), with a total of 8 Kbytes in the cache as a whole (4 ways). Figure 7.1 shows the operand cache structure. The instruction cache structure is the same as the operand cache structure except for not having the U bit.






Figure 7.1 Operand Cache Structure

## (1) Address Array

The V bit indicates whether the entry data is valid. When the V bit is 1, data is valid; when 0, data is not valid.

The U bit (only for operand cache) indicates whether the entry has been written to in write-back mode. When the U bit is 1, the entry has been written to; when 0, it has not.

The tag address holds the physical address used in the external memory access. It consists of 21 bits (address bits 31 to 11) used for comparison during cache searches. In this LSI, the addresses of the cache-enabled space are H'00000000 to H'1FFFFFFF (see section 8, Bus State Controller (BSC)), and therefore the upper three bits of the tag address are cleared to 0.

The V and U bits are initialized to 0 by a power-on reset but not initialized by a manual reset or in software standby mode. The tag address is not initialized by a power-on reset or manual reset or in software standby mode.

## (2) Data Array

Holds a 16-byte instruction or data. Entries are registered in the cache in line units (16 bytes).

The data array is not initialized by a power-on reset or manual reset or in software standby mode.



### (3) **LRU**

With the 4-way set associative system, up to four instructions or data with the same entry address can be registered in the cache. When an entry is registered, LRU shows which of the four ways it is recorded in. There are six LRU bits, controlled by hardware. A least-recently-used (LRU) algorithm is used to select the way that has been least recently accessed.

Six LRU bits indicate the way to be replaced in case of a cache miss. The relationship between LRU and way replacement is shown in table 7.1 when the cache lock function (only for operand cache) is not used (concerning the case where the cache lock function is used, see section 7.2.2, Cache Control Register 2 (CCR2)). If a bit pattern other than those listed in table 7.1 is set in the LRU bits by software, the cache will not function correctly. When modifying the LRU bits by software, set one of the patterns listed in table 7.1.

The LRU bits are initialized to B'000000 by a power-on reset but not initialized by a manual reset or in software standby mode.

Table 7.1 LRU and Way Replacement (Cache Lock Function Not Used)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000100, 010100, 100000, 110000, 110100	3
000001, 000011, 001011, 100001, 101001, 101011	2
000110, 000111, 001111, 010110, 011110, 011111	1
111000, 111001, 111011, 111100, 1111110, 111111	0

## 7.2 Register Descriptions

The cache has the following registers.

**Table 7.2** Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Cache control register 1	CCR1	R/W	H'00000000	H'FFFC1000	32
Cache control register 2	CCR2	R/W	H'00000000	H'FFFC1004	32

## 7.2.1 Cache Control Register 1 (CCR1)

The instruction cache is enabled or disabled using the ICE bit. The ICF bit controls disabling of all instruction cache entries. The operand cache is enabled or disabled using the OCE bit. The OCF bit controls disabling of all operand cache entries. The WT bit selects either write-through mode or write-back mode for operand cache.

Programs that change the contents of CCR1 should be placed in a cache-disabled space, and a cache-enabled space should be accessed after reading the contents of CCR1.

CCR1 is initialized to H'00000000 by a power-on reset but not initialized by a manual reset or in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	1	-	-	-	-	-	-	-	1	-	1	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	-	-	ICF	-	1	ICE	-	1	-	1	OCF	-	WT	OCE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R	R	R/W	R	R	R	R	R/W	R	R/W	R/W

D:4	Dit Nome	Initial	D/M	Description
Bit 21 to 10	Bit Name	Value	R/W	Description  Reserved
31 to 12	_	All 0	R	
				These bits are always read as 0. The write value should always be 0.
11	ICF	0	R/W	Instruction Cache Flush
				Writing 1 flushes all instruction cache entries (clears the V and LRU bits of all instruction cache entries to 0). Always reads 0. Write-back to external memory is not performed when the instruction cache is flushed.
10, 9		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	ICE	0	R/W	Instruction Cache Enable
				Indicates whether the instruction cache function is enabled/disabled.
				0: Instruction cache disable
				1: Instruction cache enable
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	OCF	0	R/W	Operand Cache Flush
				Writing 1 flushes all operand cache entries (clears the V, U, and LRU bits of all operand cache entries to 0). Always reads 0. Write-back to external memory is not performed when the operand cache is flushed.
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1	WT	0	R/W	Write Through
				Selects write-back mode or write-through mode.
				0: Write-back mode
				1: Write-through mode
0	OCE	0	R/W	Operand Cache Enable
				Indicates whether the operand cache function is enabled/disabled.
				0: Operand cache disable
				1: Operand cache enable



## 7.2.2 Cache Control Register 2 (CCR2)

CCR2 is used to enable or disable the cache locking function for operand cache and is valid in cache locking mode only. In cache locking mode, the lock enable bit (the LE bit) in CCR2 is set to 1. In non-cache-locking mode, the cache locking function is invalid.

When a cache miss occurs in cache locking mode by executing the prefetch instruction (PREF @Rn), the line of data pointed to by Rn is loaded into the cache according to bits 9 and 8 (the W3LOAD and W3LOCK bits) and bits 1 and 0 (the W2LOAD and W2LOCK bits) in CCR2. The relationship between the setting of each bit and a way, to be replaced when the prefetch instruction is executed, are listed in table 7.3. On the other hand, when the prefetch instruction is executed and a cache hit occurs, new data is not fetched and the entry which is already enabled is held. For example, when the prefetch instruction is executed with W3LOAD = 1 and W3LOCK = 1 specified in cache locking mode while one-line data already exists in way 0 which is specified by Rn, a cache hit occurs and data is not fetched to way 3.

In the cache access other than the prefetch instruction in cache locking mode, ways to be replaced by bits W3LOCK and W2LOCK are restricted. The relationship between the setting of each bit in CCR2 and ways to be replaced are listed in table 7.4.

Programs that change the contents of CCR2 should be placed in a cache-disabled space, and a cache-enabled space should be accessed after reading the contents of CCR2.

CCR2 is initialized to H'000000000 by a power-on reset but not initialized by a manual reset or in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	W3 LOAD*	W3 LOCK	-	-	-	-	-	-	W2 LOAD*	W2 LOCK
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R	R	R	R	R	R	R/W	R/W

Note: \* The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Bit	Bit Name	Initial Value	R/W	Description
31 to 17	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
16	LE	0	R/W	Lock Enable
				Controls the cache locking function.
				0: Not cache locking mode
				1: Cache locking mode
15 to 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	W3LOAD*	0	R/W	Way 3 Load
8	W3LOCK	0	R/W	Way 3 Lock
				When a cache miss occurs by the prefetch instruction while W3LOAD = 1 and W3LOCK = 1 in cache locking mode, the data is always loaded into way 3. Under any other condition, the cache miss data is loaded into the way to which LRU points.
7 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	W2LOAD*	0	R/W	Way 2 Load
0	W2LOCK	0	R/W	Way 2 Lock
				When a cache miss occurs by the prefetch instruction while W2LOAD = 1 and W2LOCK =1 in cache locking mode, the data is always loaded into way 2. Under any other condition, the cache miss data is loaded into the way to which LRU points.

Note: \* The W3LOAD and W2LOAD bits should not be set to 1 at the same time.



Table 7.3 Way to be Replaced when a Cache Miss Occurs in PREF Instruction

LE	W3LOAD*	W3LOCK	W2LOAD*	W2LOCK	Way to be Replaced
0	Х	Х	Х	Х	Decided by LRU (table 7.1)
1	Х	0	Х	0	Decided by LRU (table 7.1)
1	Х	0	0	1	Decided by LRU (table 7.5)
1	0	1	Х	0	Decided by LRU (table 7.6)
1	0	1	0	1	Decided by LRU (table 7.7)
1	0	Х	1	1	Way 2
1	1	1	0	Х	Way 3

[Legend]

x: Don't care

Note: \* The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Table 7.4 Way to be Replaced when a Cache Miss Occurs in Other than PREF Instruction

LE	W3LOAD*	W3LOCK	W2LOAD*	W2LOCK	Way to be Replaced
0	Х	Х	Х	Х	Decided by LRU (table 7.1)
1	Х	0	Х	0	Decided by LRU (table 7.1)
1	Х	0	Х	1	Decided by LRU (table 7.5)
1	Х	1	Х	0	Decided by LRU (table 7.6)
1	Х	1	Х	1	Decided by LRU (table 7.7)

[Legend]

x: Don't care

Note: \* The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Table 7.5 LRU and Way Replacement (when W2LOCK=1 and W3LOCK=0)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000001, 000100, 010100, 100000, 100001, 110000, 110100	3
000011, 000110, 000111, 001011, 001111, 010110, 011110, 011111	1
101001, 101011, 111000, 111001, 111011, 111100, 111110, 111111	0

## Table 7.6 LRU and Way Replacement (when W2LOCK=0 and W3LOCK=1)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000001, 000011, 001011, 100000, 100001, 101001, 101011	2
000100, 000110, 000111, 001111, 010100, 010110, 011110, 011111	1
110000, 110100, 111000, 111001, 111011, 111100, 1111110, 111111	0

## Table 7.7 LRU and Way Replacement (when W2LOCK=1 and W3LOCK=1)

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000001, 000011, 000100, 000110, 000111, 001011, 001111, 010100, 010110, 011111	1
100000, 100001, 101001, 101011, 110000, 110100, 111000, 111001, 111011, 111100, 1111111	0

## 7.3 Operation

Operations for the operand cache are described here. Operations for the instruction cache are similar to those for the operand cache except for the address array not having the U bit, and there being no prefetch operation or write operation, or a write-back buffer.

## 7.3.1 Searching Cache

If the operand cache is enabled (OCE bit in CCR1 is 1), whenever data in a cache-enabled area is accessed, the cache will be searched to see if the desired data is in the cache. Figure 7.2 illustrates the method by which the cache is searched.

Entries are selected using bits 10 to 4 of the address used to access memory and the tag address of that entry is read. At this time, the upper three bits of the tag address are always cleared to 0. Bits 31 to 11 of the address used to access memory are compared with the read tag address. The address comparison uses all four ways. When the comparison shows a match and the selected entry is valid (V = 1), a cache hit occurs. When the comparison does not show a match or the selected entry is not valid (V = 0), a cache miss occurs. Figure 7.2 shows a hit on way 1.




Figure 7.2 Cache Search Scheme

REJ09B0191-0200

#### 7.3.2 Read Access

### (1) Read Hit

In a read access, data is transferred from the cache to the CPU. LRU is updated so that the hit way is the latest.

### (2) Read Miss

An external bus cycle starts and the entry is updated. The way replaced follows table 7.4. Entries are updated in 16-byte units. When the desired data that caused the miss is loaded from external memory to the cache, the data is transferred to the CPU in parallel with being loaded to the cache. When it is loaded in the cache, the V bit is set to 1, and LRU is updated so that the replaced way becomes the latest. In operand cache, the U bit is additionally cleared to 0. When the U bit of the entry to be replaced by updating the entry in write-back mode is 1, the cache update cycle starts after the entry is transferred to the write-back buffer. After the cache completes its update cycle, the write-back buffer writes the entry back to the memory. The write-back unit is 16 bytes.

## 7.3.3 Prefetch Operation (Only for Operand Cache)

### (1) Prefetch Hit

LRU is updated so that the hit way becomes the latest. The contents in other caches are not modified. No data is transferred to the CPU.

#### (2) Prefetch Miss

No data is transferred to the CPU. The way to be replaced follows table 7.3. Other operations are the same in case of read miss.



## 7.3.4 Write Operation (Only for Operand Cache)

### (1) Write Hit

In a write access in write-back mode, the data is written to the cache and no external memory write cycle is issued. The U bit of the entry written is set to 1 and LRU is updated so that the hit way becomes the latest.

In write-through mode, the data is written to the cache and an external memory write cycle is issued. The U bit of the written entry is not updated and LRU is updated so that the replaced way becomes the latest.

### (2) Write Miss

In write-back mode, an external bus cycle starts when a write miss occurs, and the entry is updated. The way to be replaced follows table 7.4. When the U bit of the entry to be replaced is 1, the cache update cycle starts after the entry is transferred to the write-back buffer. Data is written to the cache, the U bit is set to 1, and the V bit is set to 1. LRU is updated so that the replaced way becomes the latest. After the cache completes its update cycle, the write-back buffer writes the entry back to the memory. The write-back unit is 16 bytes.

In write-through mode, no write to cache occurs in a write miss; the write is only to the external memory.

## 7.3.5 Write-Back Buffer (Only for Operand Cache)

When the U bit of the entry to be replaced in the write-back mode is 1, it must be written back to the external memory. To increase performance, the entry to be replaced is first transferred to the write-back buffer and fetching of new entries to the cache takes priority over writing back to the external memory. After the cache completes to fetch the new entry, the write-back buffer writes the entry back to external memory. During the write-back cycles, the cache can be accessed. The write-back buffer can hold one line of cache data (16 bytes) and its physical address. Figure 7.3 shows the configuration of the write-back buffer.




Figure 7.3 Write-Back Buffer Configuration



Operations in sections 7.3.2 to 7.3.5 are compiled in table 7.8.

**Table 7.8** Cache Operations

Cache	CPU Cycle	Hit/ miss	Write-back mode/ write through mode	U Bit	External Memory Accession (through internal bus)	Cache Contents
Instruction cache	Instruction fetch	Hit	_	_	Not generated	Not renewed
		Miss	_	_	Cache renewal cycle is generated	Renewed to new values by cache renewal cycle
Operand cache	Prefetch/ read	Hit	Either mode is available	х	Not generated	Not renewed
		Miss	Write-through mode	_	Cache renewal cycle is generated	Renewed to new values by cache renewal cycle
			Write-back mode	0	Cache renewal cycle is generated	Renewed to new values by cache renewal cycle
				1	Cache renewal cycle is generated. Succeedingly write-back cycle in write-back buffer is generated.	Renewed to new values by cache renewal cycle
	Write	Hit	Write-through mode	_	Write cycle CPU issues is generated.	Renewed to new values by write cycle the CPU issues
			Write-back mode	Х	Not generated	Renewed to new values by write cycle the CPU issues
		Miss	Write-through mode		Write cycle CPU issues is generated.	Not renewed*
			Write-back mode	0	Cache renewal cycle is generated	Renewed to new values by cache renewal cycle. Subsequently renewed again to new values in write cycle CPU issues.
				1	Cache renewal cycle is generated. Succeedingly write-back cycle in write-back buffer is generated.	Renewed to new values by cache renewal cycle. Subsequently renewed again to new values in write cycle CPU issues.

## [Legend]

x: Don't care.

Note: Cache renewal cycle: 16-byte read access, write-back cycle in write-back buffer: 16-byte write access

\* Neither LRU renewed. LRU is renewed in all other cases.



## 7.3.6 Coherency of Cache and External Memory

Use software to ensure coherency between the cache and the external memory. When memory shared by this LSI and another device is mapped in the cache-enabled space, operate the memory-mapped cache to invalidate and write back as required.

# 7.4 Memory-Mapped Cache

To allow software management of the cache, cache contents can be read and written by means of MOV instructions. The instruction cache address array is mapped onto addresses H'F0000000 to H'F07FFFFF, and the data array onto addresses H'F1000000 to H'F17FFFFF. The operand cache address array is mapped onto addresses H'F0800000 to H'F0FFFFFF, and the data array onto addresses H'F1800000 to H'F1FFFFFF. Only longword can be used as the access size for the address array and data array, and instruction fetches cannot be performed.

## 7.4.1 Address Array

To access an address array, the 32-bit address field (for read/write accesses) and 32-bit data field (for write accesses) must be specified.

In the address field, specify the entry address selecting the entry, The W bit for selecting the way, and the A bit for specifying the existence of associative operation. In the W bit, B'00 is way 0, B'01 is way 1, B'10 is way 2, and B'11 is way 3. Since the access size of the address array is fixed at longword, specify B'00 for bits 1 and 0 of the address.

The tag address, LRU bits, U bit (only for operand cache), and V bit are specified as data. Always specify 0 for the upper three bits (bits 31 to 29) of the tag address.

For the address and data formats, see figure 7.4.

The following three operations are possible for the address array.

# (1) Address Array Read

The tag address, LRU bits, U bit (only for operand cache), and V bit are read from the entry address specified by the address and the entry corresponding to the way. For the read operation, associative operation is not performed regardless of whether the associative bit (A bit) specified by the address is 1 or 0.

## (2) Address-Array Write (Non-Associative Operation)

When the associative bit (A bit) in the address field is cleared to 0, write the tag address, LRU bits, U bit (only for operand cache), and V bit, specified by the data field, to the entry address specified by the address and the entry corresponding to the way. When writing to a cache line for which the U bit = 1 and the V bit = 1 in the operand cache address array, write the contents of the cache line back to memory, then write the tag address, LRU bits, U bit, and V bit specified by the data field. When 0 is written to the V bit, 0 must also be written to the U bit of that entry.



## (3) Address-Array Write (Associative Operation)

When writing with the associative bit (A bit) of the address field set to 1, the addresses in the four ways for the entry specified by the address field are compared with the tag address that is specified by the data field. Write the U bit (only for operand cache) and the V bit specified by the data field to the entry of the way that has a hit. However, the tag address and LRU bits remain unchanged. When there is no way that has a hit, nothing is written and there is no operation.

This function is used to invalidate a specific entry in the cache. When the U bit of the entry that has had a hit is 1 in the operand cache, writing back should be performed. However, when 0 is written to the V bit, 0 must also be written to the U bit of that entry.

## 7.4.2 Data Array

To access a data array, the 32-bit address field (for read/write accesses) and 32-bit data field (for write accesses) must be specified. The address field specifies information for selecting the entry to be accessed; the data field specifies the longword data to be written to the data array.

Specify the entry address for selecting the entry, the L bit indicating the longword position within the (16-byte) line, and the W bit for selecting the way. In the L bit, B'00 is longword 0, B'01 is longword 1, B'10 is longword 2, and B'11 is longword 3. In the W bit, B'00 is way 0, B'01 is way 1, B'10 is way 2, and B'11 is way 3. Since the access size of the data array is fixed at longword, specify B'00 for bits 1 and 0 of the address.

For the address and data formats, see figure 7.4.

The following two operations are possible for the data array. Information in the address array is not modified by this operation.

## (1) Data Array Read

The data specified by the L bit in the address is read from the entry address specified by the address and the entry corresponding to the way.

## (2) Data Array Write

The longword data specified by the data is written to the position specified by the L bit in the address from the entry address specified by the address and the entry corresponding to the way.






Figure 7.4 Specifying Address and Data for Memory-Mapped Cache Access

## 7.4.3 Usage Examples

## (1) Invalidating Specific Entries

Specific cache entries can be invalidated by writing 0 to the entry's V bit in the memory mapping cache access. When the A bit is 1, the tag address specified by the write data is compared to the tag address within the cache selected by the entry address, and data is written to the bits V and U specified by the write data when a match is found. If no match is found, there is no operation. When the V bit of an entry in the address array is set to 0, the entry is written back if the entry's U bit is 1.

An example when a write data is specified in R0 and an address is specified in R1 is shown below.

```
; R0=H'0110 0010; tag address(28-11)=B'0 0001 0001 0000 0000 0, U=0, V=0
; R1=H'F080 0088; operand cache address array access, entry=B'000 1000, A=1
;
MOV.L R0,@R1
```

## (2) Reading the Data of a Specific Entry

The data section of a specific cache entry can be read by the memory mapping cache access. The longword indicated in the data field of the data array in figure 7.4 is read into the register.

An example when an address is specified in R0 and data is read in R1 is shown below.

```
; R0=H'F100 004C; instruction cache data array access, entry=B'000 0100,
; Way=0, longword address=3
;
MOV.L @R0,R1
```

#### **7.4.4** Notes

- 1. Programs that access memory-mapped cache should be placed in a cache-disabled space.
- 2. Rewriting the address array contents so that two or more ways are hit simultaneously is prohibited. Operation is not guaranteed if the address array contents are changed so that two or more ways are hit simultaneously.
- 3. Memory-mapped cache can be accessed only by the CPU and not by the DMAC. Registers can be accessed by the CPU and the DMAC.



# Section 8 Bus State Controller (BSC)

The bus state controller (BSC) outputs control signals for various types of memory that is connected to the external address space and external devices. BSC functions enable this LSI to connect directly with SRAM, SDRAM, and other memory storage devices, and external devices.

#### 8.1 Features

- 1. External address space
  - A maximum of 64 Mbytes for each of areas CS0 to CS8.
  - Can specify the normal space interface, SRAM interface with byte selection, burst ROM (clocked synchronous or asynchronous), MPX-I/O, burst MPX-I/O, SDRAM, and PCMCIA interface for each address space.
  - Can select the data bus width (8, 16, or 32 bits) for each address space.
  - Controls insertion of wait cycles for each address space.
  - Controls insertion of wait cycles for each read access and write access.
  - Can set independent idle cycles during the continuous access for five cases: read-write (in same space/different spaces), read-read (in same space/different spaces), the first cycle is a write access.
- 2. Normal space interface
  - Supports the interface that can directly connect to the SRAM.
- 3. Burst ROM interface (clocked asynchronous)
  - High-speed access to the ROM that has the page mode function.
- 4. MPX-I/O interface
  - Can directly connect to a peripheral LSI that needs an address/data multiplexing.
- 5. SDRAM interface
  - Can set the SDRAM in up to two areas.
  - Multiplex output for row address/column address.
  - Efficient access by single read/single write.
  - High-speed access in bank-active mode.
  - Supports an auto-refresh and self-refresh.
  - Supports low-frequency and power-down modes.
  - Issues MRS and EMRS commands.

#### 6. PCMCIA direct interface

- Supports the IC memory card and I/O card interface defined in JEIDA specifications Ver. 4.2 (PCMCIA2.1 Rev. 2.1).
- Wait-cycle insertion controllable by program.

#### 7. SRAM interface with byte selection

— Can connect directly to a SRAM with byte selection.

#### 8. Burst MPX-I/O interface

- Can connect directly to a peripheral LSI that needs an address/data multiplexing.
- Supports burst transfer.

## 9. Burst ROM interface (clocked synchronous)

— Can connect directly to a ROM of the clocked synchronous type.

#### 10. Bus arbitration

— Shares all of the resources with other CPU and outputs the bus enable after receiving the bus request from external devices.

#### 11. Refresh function

- Supports the auto-refresh and self-refresh functions.
- Specifies the refresh interval using the refresh counter and clock selection.
- Can execute concentrated refresh by specifying the refresh counts (1, 2, 4, 6, or 8).

## 12. Usage as interval timer for refresh counter

— Generates an interrupt request at compare match.



Figure 8.1 shows a block diagram of the BSC.




Figure 8.1 Block Diagram of BSC

# 8.2 Input/Output Pins

Table 8.1 shows the pin configuration of the BSC.

**Table 8.1 Pin Configuration** 

Name	I/O	Function								
A25 to A0	Output	Address bus								
D31 to D0	I/O	Data bus								
BS	Output	Bus cycle start								
$\overline{\frac{\text{CS0}}{\text{CS8}}}$ to $\overline{\text{CS4}}$ , $\overline{\text{CS7}}$ ,	Output	Chip select								
CS5/CE1A,	Output	Chip select								
CS6/CE1B		Function as PCMCIA card select signals for D7 to D0 when PCM0 is used.								
CE2A, CE2B	Output	Function as PCMCIA card select signals for D15 to D8.								
RD/WR	Output	Read/write								
		Connects to $\overline{\text{WE}}$ pins when SDRAM or SRAM with byte selection is connected.								
RD	Output	Read pulse signal (read data output enable signal)								
		Functions as a strobe signal for indicating memory read cycles when PCMCIA is used.								
WE3/DQMUU/	Output	Indicates that D31 to D24 are being written to.								
ICIOWR/AH		Connected to the byte select signal when a SRAM with byte selection is connected.								
		Functions as the select signals for D31 to D24 when SDRAM is connected.								
		Functions as a strobe signal for indicating I/O write cycles when PCMCIA is used.								
		Functions as the address hold signal when the MPX-I/O is used.								
WE2/DQMUL/	Output	Indicates that D23 to D16 are being written to.								
ICIORD		Connected to the byte select signal when a SRAM with byte selection is connected.								
		Functions as the select signals for D23 to D16 when SDRAM is connected.								
		Functions as a strobe signal for indicating I/O read cycles when PCMCIA is used.								

Name	I/O	Function
WE1/DQMLU/WE	Output	Indicates that D15 to D8 are being written to.
		Connected to the byte select signal when a SRAM with byte selection is connected.
		Functions as the select signals for D15 to D8 when SDRAM is connected.
		Functions as a strobe signal for indicating memory write cycles when PCMCIA is used.
WE0/DQMLL	Output	Indicates that D7 to D0 are being written to.
		Connected to the byte select signal when a SRAM with byte selection is connected.
		Functions as the select signals for D7 to D0 when SDRAM is connected.
RASU, RASL	Output	Connects to RAS pin when SDRAM is connected.
CASU, CASL	Output	Connects to CAS pin when SDRAM is connected.
CKE	Output	Connects to CKE pin when SDRAM is connected.
FRAME	Output	Functions as FRAME signal when connected to burst MPX-I/O interface
WAIT	Input	External wait input
BREQ	Input	Bus request input
BACK	Output	Bus enable output
REFOUT	Output	Refresh request output in bus-released state
MD2, MD0	Input	Select bus width of area 0 and initial bus width of areas 1 to 8.

## 8.3 Area Overview

## 8.3.1 Address Map

In the architecture, this LSI has a 32-bit address space, which is divided into cache-enabled, cache-disabled, and on-chip spaces (on-chip RAM, on-chip peripheral modules, and reserved areas) according to the upper bits of the address.

External address spaces CS0 to CS7 are cache-enabled when internal address A29 = 0 or cache-disabled when A29 = 1. The CS8 space is always cache-disabled.

The kind of memory to be connected and the data bus width are specified in each partial space. The address map for the external address space is listed below.

Table 8.2 Address Map

H'04000000 to H'07FFFFF CS H'08000000 to H'0BFFFFFF CS H'0C000000 to H'0FFFFFF CS H'100000000 to H'13FFFFFF CS	S0 S1 S2 S3 S4 S5	Normal space, SRAM with byte selection, burst ROM (asynchronous or synchronous)  Normal space, SRAM with byte selection  Normal space, SRAM with byte selection, SDRAM  Normal space, SRAM with byte selection, SDRAM  Normal space, SRAM with byte selection, burst ROM (asynchronous)  Normal space, SRAM with byte selection, MPX-I/O, PCMCIA	Cache-enabled
H'08000000 to H'0BFFFFF CS H'0C000000 to H'0FFFFFF CS H'10000000 to H'13FFFFF CS	S2 S3 S4 S5	Normal space, SRAM with byte selection, SDRAM  Normal space, SRAM with byte selection, SDRAM  Normal space, SRAM with byte selection, burst ROM (asynchronous)  Normal space, SRAM with byte selection, MPX-	- - -
H'0C000000 to H'0FFFFFF CS H'10000000 to H'13FFFFFF CS	S3 S4 S5	Normal space, SRAM with byte selection, SDRAM  Normal space, SRAM with byte selection, burst ROM (asynchronous)  Normal space, SRAM with byte selection, MPX-	- - -
H'10000000 to H'13FFFFF CS	S4 S5	Normal space, SRAM with byte selection, burst ROM (asynchronous)  Normal space, SRAM with byte selection, MPX-	- - -
	S5	burst ROM (asynchronous)  Normal space, SRAM with byte selection, MPX-	-
H'14000000 to H'17FFFFF CS		•	
	S6		
H'18000000 to H'1BFFFFF CS		Normal space, SRAM with byte selection, burst MPX-I/O, PCMCIA	
H'1C000000 to H'1FFFFFF CS	S7	Normal space, SRAM with byte selection	
H'20000000 to H'23FFFFF CS	S0	Normal space, SRAM with byte selection, burst ROM (asynchronous or synchronous)	Cache-disabled
H'24000000 to H'27FFFFF CS	S1	Normal space, SRAM with byte selection	•
H'28000000 to H'2BFFFFF CS	S2	Normal space, SRAM with byte selection, SDRAM	•
H'2C000000 to H'2FFFFFF CS	S3	Normal space, SRAM with byte selection, SDRAM	•
H'30000000 to H'33FFFFF CS	S4	Normal space, SRAM with byte selection, burst ROM (asynchronous)	
H'34000000 to H'37FFFFF CS	S5	Normal space, SRAM with byte selection, MPX-I/O, PCMCIA	
H'38000000 to H'3BFFFFF CS	S6	Normal space, SRAM with byte selection, burst MPX-I/O, PCMCIA	•
H'3C000000 to H'3FFFFFF CS	S7	Normal space, SRAM with byte selection	- 

Internal Address	Space	Memory to be Connected	Cache
H'40000000 to H'7FFFFFF	CS8	Normal space, SRAM with byte selection	Cache-disabled
H'80000000 to H'FFFBFFFF	Other	On-chip RAM, reserved area*	_
H'FFFC0000 to H'FFFFFFF	Other	On-chip peripheral modules, reserved area*	_

Note: \* For the on-chip RAM space, access the addresses shown in section 21, On-Chip RAM. For the on-chip peripheral module space, access the addresses shown in section 24, List of Registers. Do not access addresses which are not described in these sections. Otherwise, the correct operation cannot be guaranteed.

## 8.3.2 Data Bus Width and Pin Function Setting in Each Area

In this LSI, the data bus width of area 0 and the initial data bus width of areas 1 to 8 can be set to 8, 16, or 32 bits through external pins during a power-on reset. The bus width of area 0 cannot be modified after a power-on reset. The initial data bus width of areas 1 to 8 is set to the same size as that of area 0, but can be modified through register settings during program execution. Note that the selectable data bus widths may be limited depending on the connected memory type.

After a power-on reset, the LSI starts execution of the program stored in the external memory allocated in area 0. Since ROM is assumed as the external memory in area 0, minimum pin functions such as the address bus, data bus,  $\overline{CSO}$ , and  $\overline{RD}$  are available. The sample access waveforms shown in this section include other pins such as  $\overline{BS}$ ,  $\overline{RD/WR}$ , and  $\overline{WEn}$ , which are available after they are selected through the pin function controller. Before pin function settings are completed by a program, only read access to area 0 is allowed; do not perform any other access. The A1 and A0 pin settings are also necessary to modify the bus width of an area other than area 0 into 8 or 16 bits after the LSI is started with a 32-bit data bus.

For details on pin function settings, see section 19, Pin Function Controller (PFC).

Table 8.3 Correspondence between External Pins (MD2 and MD0) and Data Bus Width

MD2	MD0	Data Bus Width	
1	1	32 bits	
	0	16 bits	
0	1	8 bits	
	0	Reserved (setting prohibited)	

# **8.4** Register Descriptions

The BSC has the following registers.

Do not access spaces other than area 0 until settings of the connected memory interface are completed.

**Table 8.4** Register Configuration

Common control register         CMNCR         R/W         H'00001010         H'FFFC0000         32           CS0 space bus control register         CS0BCR         R/W         H'36DB0600         H'FFFC0004         32           CS1 space bus control register         CS1BCR         R/W         H'36DB0600         H'FFFC000C         32           CS2 space bus control register         CS2BCR         R/W         H'36DB0600         H'FFFC0010         32           CS3 space bus control register         CS3BCR         R/W         H'36DB0600         H'FFFC0010         32           CS4 space bus control register         CS4BCR         R/W         H'36DB0600         H'FFFC0014         32           CS5 space bus control register         CS5BCR         R/W         H'36DB0600         H'FFFC0018         32           CS6 space bus control register         CS6BCR         R/W         H'36DB0600         H'FFFC0018         32           CS7 space bus control register         CS7BCR         R/W         H'36DB0600         H'FFFC0010         32           CS7 space bus control register         CS8BCR         R/W         H'36DB0600         H'FFFC0010         32           CS8 space wait control register         CS9WCR         R/W         H'00000500         H'FFFC0024         3	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size	
CS1 space bus control register	Common control register	CMNCR	R/W	H'00001010	H'FFFC0000	32	
CS2 space bus control register         CS2BCR         R/W         H'36DB0600         H'FFFC000C         32           CS3 space bus control register         CS3BCR         R/W         H'36DB0600         H'FFFC0010         32           CS4 space bus control register         CS4BCR         R/W         H'36DB0600         H'FFFC0014         32           CS5 space bus control register         CS5BCR         R/W         H'36DB0600         H'FFFC0016         32           CS6 space bus control register         CS6BCR         R/W         H'36DB0600         H'FFFC001C         32           CS7 space bus control register         CS7BCR         R/W         H'36DB0600         H'FFFC0020         32           CS8 space bus control register         CS7BCR         R/W         H'36DB0600         H'FFFC0020         32           CS8 space wait control register         CS8BCR         R/W         H'36DB0600         H'FFFC0024         32           CS0 space wait control register         CS8WCR         R/W         H'00000500         H'FFFC0024         32           CS1 space wait control register         CS1WCR         R/W         H'00000500         H'FFFC0034         32           CS4 space wait control register         CS4WCR         R/W         H'00000500         H'FFFC0036	CS0 space bus control register	CS0BCR	R/W	H'36DB0600	H'FFFC0004	32	
CS3 space bus control register	CS1 space bus control register	CS1BCR	R/W	H'36DB0600	H'FFFC0008	32	
CS4 space bus control register CS4BCR R/W H'36DB0600 H'FFFC0014 32  CS5 space bus control register CS5BCR R/W H'36DB0600 H'FFFC0018 32  CS6 space bus control register CS6BCR R/W H'36DB0600 H'FFFC001C 32  CS7 space bus control register CS7BCR R/W H'36DB0600 H'FFFC001C 32  CS8 space bus control register CS7BCR R/W H'36DB0600 H'FFFC0020 32  CS8 space bus control register CS8BCR R/W H'36DB0600 H'FFFC0024 32  CS0 space wait control register CS0WCR R/W H'00000500 H'FFFC0028 32  CS1 space wait control register CS1WCR R/W H'00000500 H'FFFC002C 32  CS2 space wait control register CS2WCR R/W H'00000500 H'FFFC0030 32  CS3 space wait control register CS3WCR R/W H'00000500 H'FFFC0034 32  CS4 space wait control register CS4WCR R/W H'00000500 H'FFFC0034 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS6WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0048 32  SDRAM control register CS8WCR R/W H'00000500 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS2 space bus control register	CS2BCR	R/W	H'36DB0600	H'FFFC000C	32	
CS5 space bus control register CS5BCR R/W H'36DB0600 H'FFFC0018 32  CS6 space bus control register CS6BCR R/W H'36DB0600 H'FFFC001C 32  CS7 space bus control register CS7BCR R/W H'36DB0600 H'FFFC0020 32  CS8 space bus control register CS8BCR R/W H'36DB0600 H'FFFC0020 32  CS8 space bus control register CS8BCR R/W H'36DB0600 H'FFFC0024 32  CS0 space wait control register CS0WCR R/W H'00000500 H'FFFC0028 32  CS1 space wait control register CS1WCR R/W H'00000500 H'FFFC002C 32  CS2 space wait control register CS2WCR R/W H'00000500 H'FFFC0030 32  CS3 space wait control register CS3WCR R/W H'00000500 H'FFFC0034 32  CS4 space wait control register CS4WCR R/W H'00000500 H'FFFC0038 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0044 32  SDRAM control register CS8WCR R/W H'00000500 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS3 space bus control register	CS3BCR	R/W	H'36DB0600	H'FFFC0010	32	
CS6 space bus control register CS6BCR R/W H'36DB0600 H'FFFC001C 32  CS7 space bus control register CS7BCR R/W H'36DB0600 H'FFFC0020 32  CS8 space bus control register CS8BCR R/W H'36DB0600 H'FFFC0024 32  CS0 space wait control register CS0WCR R/W H'00000500 H'FFFC0024 32  CS1 space wait control register CS1WCR R/W H'00000500 H'FFFC002C 32  CS2 space wait control register CS2WCR R/W H'00000500 H'FFFC0030 32  CS3 space wait control register CS3WCR R/W H'00000500 H'FFFC0034 32  CS4 space wait control register CS4WCR R/W H'00000500 H'FFFC0034 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC0038 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  SDRAM control register CS8WCR R/W H'00000500 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS4 space bus control register	CS4BCR	R/W	H'36DB0600	H'FFFC0014	32	
CS7 space bus control register CS7BCR R/W H'36DB0600 H'FFFC0020 32  CS8 space bus control register CS8BCR R/W H'36DB0600 H'FFFC0024 32  CS0 space wait control register CS0WCR R/W H'00000500 H'FFFC0028 32  CS1 space wait control register CS1WCR R/W H'00000500 H'FFFC002C 32  CS2 space wait control register CS2WCR R/W H'00000500 H'FFFC0030 32  CS3 space wait control register CS3WCR R/W H'00000500 H'FFFC0034 32  CS4 space wait control register CS4WCR R/W H'00000500 H'FFFC0034 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC0038 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0044 32  SDRAM control register SDCR R/W H'00000000 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS5 space bus control register	CS5BCR	R/W	H'36DB0600	H'FFFC0018	32	
CS8 space bus control register CS8BCR R/W H'36DB0600 H'FFFC0024 32  CS0 space wait control register CS0WCR R/W H'00000500 H'FFFC0028 32  CS1 space wait control register CS1WCR R/W H'00000500 H'FFFC002C 32  CS2 space wait control register CS2WCR R/W H'00000500 H'FFFC0030 32  CS3 space wait control register CS3WCR R/W H'00000500 H'FFFC0034 32  CS4 space wait control register CS4WCR R/W H'00000500 H'FFFC0034 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC0038 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0044 32  SDRAM control register SDCR R/W H'00000000 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS6 space bus control register	CS6BCR	R/W	H'36DB0600	H'FFFC001C	32	
CS0 space wait control register CS0WCR R/W H'00000500 H'FFFC0028 32  CS1 space wait control register CS1WCR R/W H'00000500 H'FFFC002C 32  CS2 space wait control register CS2WCR R/W H'00000500 H'FFFC0030 32  CS3 space wait control register CS3WCR R/W H'00000500 H'FFFC0034 32  CS4 space wait control register CS4WCR R/W H'00000500 H'FFFC0038 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0048 32  SDRAM control register SDCR R/W H'00000000 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS7 space bus control register	CS7BCR	R/W	H'36DB0600	H'FFFC0020	32	
CS1 space wait control register CS1WCR R/W H'00000500 H'FFFC002C 32  CS2 space wait control register CS2WCR R/W H'00000500 H'FFFC0030 32  CS3 space wait control register CS3WCR R/W H'00000500 H'FFFC0034 32  CS4 space wait control register CS4WCR R/W H'00000500 H'FFFC0038 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0044 32  SDRAM control register SDCR R/W H'00000000 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS8 space bus control register	CS8BCR	R/W	H'36DB0600	H'FFFC0024	32	
CS2 space wait control register CS2WCR R/W H'00000500 H'FFFC0030 32  CS3 space wait control register CS3WCR R/W H'00000500 H'FFFC0034 32  CS4 space wait control register CS4WCR R/W H'00000500 H'FFFC0038 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0044 32  SDRAM control register CS8WCR R/W H'00000500 H'FFFC0048 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS0 space wait control register	CS0WCR	R/W	H'00000500	H'FFFC0028	32	
CS3 space wait control register CS3WCR R/W H'00000500 H'FFFC0034 32  CS4 space wait control register CS4WCR R/W H'00000500 H'FFFC0038 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0044 32  SDRAM control register SDCR R/W H'00000500 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS1 space wait control register	CS1WCR	R/W	H'00000500	H'FFFC002C	32	
CS4 space wait control register CS4WCR R/W H'00000500 H'FFFC0038 32  CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0048 32  SDRAM control register SDCR R/W H'00000000 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS2 space wait control register	CS2WCR	R/W	H'00000500	H'FFFC0030	32	
CS5 space wait control register CS5WCR R/W H'00000500 H'FFFC003C 32  CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0048 32  SDRAM control register SDCR R/W H'00000000 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS3 space wait control register	CS3WCR	R/W	H'00000500	H'FFFC0034	32	
CS6 space wait control register CS6WCR R/W H'00000500 H'FFFC0040 32  CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0048 32  SDRAM control register SDCR R/W H'00000000 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS4 space wait control register	CS4WCR	R/W	H'00000500	H'FFFC0038	32	
CS7 space wait control register CS7WCR R/W H'00000500 H'FFFC0044 32  CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0048 32  SDRAM control register SDCR R/W H'00000000 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS5 space wait control register	CS5WCR	R/W	H'00000500	H'FFFC003C	32	
CS8 space wait control register CS8WCR R/W H'00000500 H'FFFC0048 32  SDRAM control register SDCR R/W H'00000000 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS6 space wait control register	CS6WCR	R/W	H'0000500	H'FFFC0040	32	
SDRAM control register SDCR R/W H'00000000 H'FFFC004C 32  Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS7 space wait control register	CS7WCR	R/W	H'0000500	H'FFFC0044	32	
Refresh timer control/status register RTCSR R/W H'00000000 H'FFFC0050 32	CS8 space wait control register	CS8WCR	R/W	H'00000500	H'FFFC0048	32	
3	SDRAM control register	SDCR	R/W	H'00000000	H'FFFC004C	32	
	Refresh timer control/status register	RTCSR	R/W	H'00000000	H'FFFC0050	32	
Refresh timer counter RTCNT R/W H'00000000 H'FFFC0054 32	Refresh timer counter	RTCNT	R/W	H'00000000	H'FFFC0054	32	
Refresh time constant register RTCOR R/W H'00000000 H'FFFC0058 32	Refresh time constant register	RTCOR	R/W	H'00000000	H'FFFC0058	32	

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
AC characteristics switching register	ACSWR	R/W*1	H'00000000	H'FFFC180C	32
AC characteristics switching key register	ACKYER	W* <sup>2</sup>		H'FFFC1BFC	8

Notes: 1. To write to this register, a special sequence using key registers for switching the AC characteristics is required.

2. Write-only register. The write value is arbitrary.

# 8.4.1 Common Control Register (CMNCR)

CMNCR is a 32-bit register that controls the common items for each area. This register is initialized to H'00001010 by a power-on reset and retains the value by a manual reset and in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	-	-	BLOCK	DPRT	Y[1:0]	D	MAIW[2:	0]	DMA IWA	1	-	-	HIZ MEM	HIZ CNT
Initial value:	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12		1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
11	BLOCK	0	R/W	Bus Lock
				Specifies whether or not the $\overline{\text{BREQ}}$ signal is received.
				0: Receives BREQ.
				1: Does not receive BREQ.
10, 9	DPRTY[1:0]	00	R/W	DMA Burst Transfer Priority
				Specify the priority for a refresh request/bus mastership request during DMA burst transfer.
				00: Accepts a refresh request and bus mastership request during DMA burst transfer.
				01: Accepts a refresh request but does not accept a bus mastership request during DMA burst transfer.
				<ol> <li>Accepts neither a refresh request nor a bus mastership request during DMA burst transfer.</li> </ol>
				11: Reserved (setting prohibited)

Bit	Bit Name	Initial Value	R/W	Description
8 to 6	DMAIW[2:0]	000	R/W	Wait states between access cycles when DMA single address transfer is performed.
				Specify the number of idle cycles to be inserted after an access to an external device with DACK when DMA single address transfer is performed. The method of inserting idle cycles depends on the contents of DMAIWA.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
5	DMAIWA	0	R/W	Method of inserting wait states between access cycles when DMA single address transfer is performed.
				Specifies the method of inserting the idle cycles specified by the DMAIW[2:0] bit. Clearing this bit will make this LSI insert the idle cycles when another device, which includes this LSI, drives the data bus after an external device with DACK drove it. However, when the external device with DACK drives the data bus continuously, idle cycles are not inserted. Setting this bit will make this LSI insert the idle cycles after an access to an external device with DACK, even when the continuous access cycles to an external device with DACK are performed.
				<ol> <li>Idle cycles inserted when another device drives the data bus after an external device with DACK drove it.</li> </ol>
				Idle cycles always inserted after an access to an external device with DACK
4		1	R	Reserved
				This bit is always read as 1. The write value should always be 1.



Bit	Bit Name	Initial Value	R/W	Description
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	HIZMEM	0	R/W	High-Z Memory Control
				Specifies the pin state in software standby mode for A25 to A0, BS, CSn, CS2x, RD/WR, WEn/DQMxx/AH, RD, and FRAME. At bus-released state, these pin are high-impedance states regardless of the setting value of the HIZMEM bit.
				0: High impedance in software standby mode.
				1: Driven in software standby mode
0	HIZCNT	0	R/W	High-Z Control
				Specifies the state in software standby mode and busreleased state for CKIO, CKE, $\overline{R}ASU$ , $\overline{R}ASL$ , $\overline{C}ASU$ , and $\overline{C}ASL$ .
				0: High impedance in software standby mode and busreleased state for CKIO, CKE, $\overline{RASU}$ , $\overline{RASL}$ , $\overline{CASU}$ , and $\overline{CASL}$ .
				1: Driven in software standby mode and bus-released state for CKIO, CKE, RASU, RASL, CASU, and CASL.

## 8.4.2 CSn Space Bus Control Register (CSnBCR) (n = 0 to 8)

CSnBCR is a 32-bit readable/writable register that specifies the function of each area, the number of idle cycles between bus cycles, and the bus width. This register is initialized to H'36DB0x00 by a power-on reset and retains the value by a manual reset and in software standby mode.

Do not access external memory other than area 0 until CSnBCR initial setting is completed.

Idle cycles may be inserted even when they are not specified. For details, see section 8.5.12, Wait between Access Cycles.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		WW[2:0]		IV	VRWD[2:	0]	IV	VRWS[2:	0]	IV	VRRD[2:	0]	IV	VRRS[2:	0]
Initial value: R/W:	0 R	0 R/W	1 R/W	1 R/W												
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	٦	ΓΥΡΕ[2:0	]	1	BSZ[1:0]		-	1	-	1	1	-	-	1	-
Initial value:	0	0	0	0	0	1*	1*	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R	R	R	R	R	R	R	R	R

Note: \* CSnBCR samples the external pins (MD2 and MD0) that specify the bus width at power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
31	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
30 to 28	IWW[2:0]	011	R/W	Idle Cycles between Write-Read Cycles and Write- Write Cycles
				These bits specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target access cycles are the write-read cycle and write-write cycle.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted

Bit	Bit Name	Initial Value	R/W	Description
				Description
27 to 25	IWRWD[2:0]	011	R/W	Idle Cycles for Another Space Read-Write Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target access cycle is a read-write one in which continuous access cycles switch between different spaces.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
24 to 22	IWRWS[2:0]	011	R/W	Idle Cycles for Read-Write in the Same Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-write cycle of which continuous access cycles are for the same space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted

		Initial		
Bit	Bit Name	Value	R/W	Description
21 to 19	IWRRD[2:0]	011	R/W	Idle Cycles for Read-Read in Another Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-read cycle of which continuous access cycles switch between different space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
18 to 16	IWRRS[2:0]	011	R/W	Idle Cycles for Read-Read in the Same Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-read cycle of which continuous access cycles are for the same space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
14 to 12	TYPE[2:0]	000	R/W	Specify the type of memory connected to a space.
				000: Normal space
				001: Burst ROM (clocked asynchronous)
				010: MPX-I/O
				011: SRAM with byte selection
				100: SDRAM
				101: PCMCIA
				110: Burst MPX-I/O
				111: Burst ROM (clocked synchronous)
				For details for memory type in each area, see table 8.2.
				Note: When connecting the burst ROM to the CS0 space, change the CS0WCR register to the settings by the burst ROM CS0WCR uses and then set TYPE[2:0] to the burst ROM setting.
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

10, 9 BSZ[1:0] 11* R/W Data Bus Width Specification Specify the data bus widths of spaces. 00: Reserved (setting prohibited) 01: 8-bit size 10: 16-bit size 11: 32-bit size For MPX-I/O, selects bus width by address Notes: 1. If area 5 is specified as MPX-I/O, twidth can be specified as 8 bits or by the address according to the SZ in CS5WCR by specifying the BSZ bits to 11. The fixed bus width can specified as 8 bits or 16 bits 2. The initial data bus width for areas is specified by external pins. The B bits settings in CS0BCR are ignore the bus width settings in CS1BCR CS8BCR can be modified. 3. If area 6 is specified as burst MPX space, the bus width can be specified as F space, the bus width can be specified as F space, the bus width can be specified set the space of the sp	
<ul> <li>00: Reserved (setting prohibited)</li> <li>01: 8-bit size</li> <li>10: 16-bit size</li> <li>11: 32-bit size</li> <li>For MPX-I/O, selects bus width by address</li> <li>Notes: <ol> <li>If area 5 is specified as MPX-I/O, t width can be specified as 8 bits or by the address according to the SZ in CS5WCR by specifying the BSZ bits to 11. The fixed bus width can specified as 8 bits or 16 bits</li> <li>The initial data bus width for areas is specified by external pins. The E bits settings in CS0BCR are ignore the bus width settings in CS1BCR CS8BCR can be modified.</li> <li>If area 6 is specified as burst MPX space, the bus width can be specified as F space, the bus width can be specified either 8 bits or 16 bits.</li> </ol> </li> </ul>	
<ul> <li>01: 8-bit size</li> <li>10: 16-bit size</li> <li>11: 32-bit size</li> <li>For MPX-I/O, selects bus width by address</li> <li>Notes: <ol> <li>If area 5 is specified as MPX-I/O, twidth can be specified as 8 bits or by the address according to the Sa in CS5WCR by specifying the BSZ bits to 11. The fixed bus width can specified as 8 bits or 16 bits</li> <li>The initial data bus width for areas is specified by external pins. The Bbits settings in CS0BCR are ignored the bus width settings in CS1BCR CS8BCR can be modified.</li> <li>If area 6 is specified as burst MPX space, the bus width can be specified as F space, the bus width can be specified as F space, the bus width can be specified either 8 bits or 16 bits.</li> </ol> </li> </ul>	
<ul> <li>10: 16-bit size</li> <li>11: 32-bit size</li> <li>For MPX-I/O, selects bus width by address</li> <li>Notes: <ol> <li>If area 5 is specified as MPX-I/O, twidth can be specified as 8 bits on by the address according to the SZ in CS5WCR by specifying the BSZ bits to 11. The fixed bus width can specified as 8 bits or 16 bits</li> <li>The initial data bus width for areas is specified by external pins. The E bits settings in CS0BCR are ignored the bus width settings in CS1BCR CS8BCR can be modified.</li> <li>If area 6 is specified as burst MPX space, the bus width can be specified as F space, the bus width can be specified as F space, the bus width can be specified either 8 bits or 16 bits.</li> </ol> </li> </ul>	
For MPX-I/O, selects bus width by address  Notes:  1. If area 5 is specified as MPX-I/O, t width can be specified as 8 bits or by the address according to the SZ in CS5WCR by specifying the BSZ bits to 11. The fixed bus width can specified as 8 bits or 16 bits  2. The initial data bus width for areas is specified by external pins. The bits settings in CS0BCR are ignore the bus width settings in CS1BCR CS8BCR can be modified.  3. If area 6 is specified as burst MPX space, the bus width can be specified as F space, the bus width can be specified either 8 bits or 16 bits.	
For MPX-I/O, selects bus width by address  Notes:  1. If area 5 is specified as MPX-I/O, twidth can be specified as 8 bits or by the address according to the SZ in CS5WCR by specifying the BSZ bits to 11. The fixed bus width can specified as 8 bits or 16 bits  2. The initial data bus width for areas is specified by external pins. The E bits settings in CS0BCR are ignored the bus width settings in CS1BCR CS8BCR can be modified.  3. If area 6 is specified as burst MPX space, the bus width can be specified as burst only.  4. If area 5 or area 6 is specified as F space, the bus width can be specified either 8 bits or 16 bits.	
<ol> <li>If area 5 is specified as MPX-I/O, twidth can be specified as 8 bits or by the address according to the SZ in CS5WCR by specifying the BSZ bits to 11. The fixed bus width can specified as 8 bits or 16 bits</li> <li>The initial data bus width for areas is specified by external pins. The EB bits settings in CS0BCR are ignored the bus width settings in CS1BCR CS8BCR can be modified.</li> <li>If area 6 is specified as burst MPX space, the bus width can be specified as Pagace, the bus width can be specified as Fagace, the bus width can be specified either 8 bits or 16 bits.</li> </ol>	
width can be specified as 8 bits or by the address according to the SZ in CS5WCR by specifying the BSZ bits to 11. The fixed bus width can specified as 8 bits or 16 bits  2. The initial data bus width for areas is specified by external pins. The E bits settings in CS0BCR are ignore the bus width settings in CS1BCR CS8BCR can be modified.  3. If area 6 is specified as burst MPX space, the bus width can be specified as bits only.  4. If area 5 or area 6 is specified as F space, the bus width can be specified as F space, the bus width can be specified either 8 bits or 16 bits.	
is specified by external pins. The E bits settings in CS0BCR are ignore the bus width settings in CS1BCR CS8BCR can be modified.  3. If area 6 is specified as burst MPX space, the bus width can be specified as bits only.  4. If area 5 or area 6 is specified as F space, the bus width can be specified either 8 bits or 16 bits.	16 bits SEL bit [1:0]
space, the bus width can be specified 32 bits only.  4. If area 5 or area 6 is specified as F space, the bus width can be specified either 8 bits or 16 bits.	SZ[1:0] d but
space, the bus width can be specified either 8 bits or 16 bits.	
5. If area 2 or area 3 is specified as 5 space, the bus width can be	
6. If area 0 is specified as clocked synchronous burst ROM space, th width can be specified as either 16 32 bits.	
8 to 0 — All 0 R Reserved	
These bits are always read as 0. The write valu should always be 0.	e 

Note: \* CSnBCR samples the external pins (MD2 and MD0) that specify the bus width at power-on reset.

## 8.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0 to 8)

CSnWCR specifies various wait cycles for memory access. The bit configuration of this register varies as shown below according to the memory type (TYPE2 to TYPE0) specified by the CSn space bus control register (CSnBCR). Specify CSnWCR before accessing the target area. Specify CSnBCR first, then specify CSnWCR.

CSnWCR is initialized to H'00000500 by a power-on reset and retains the value by a manual reset and in software standby mode.

## (1) Normal Space, SRAM with Byte Selection, MPX-I/O

#### • CSOWCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	1	-	-	1	1	1	1	1	-	-	BAS	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	SW	[1:0]		WR	3:0]		WM	-	-	-	-	HW	[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
21	*	0	R/W	Reserved
				Set this bit to 0 when the interface for normal space or SRAM with byte selection is used.

Bit	Bit Name	Initial Value	R/W	Description
20	BAS*	0	R/W	Byte Access Selection when SRAM with Byte Selection is Used
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WEn signal at the read/write timing and asserts the RD/WR signal during the write access cycle.
				Asserts the WEn signal during the read/write access cycle and asserts the RD/WR signal at the write timing.
19, 18		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
17, 16	*	All 0	R/W	Reserved
				Set this bit to 0 when the interface for normal space or SRAM with byte selection is used.
15 to 13		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS0}}$ Assertion to $\overline{\text{RD}}$ , $\overline{\text{WEn}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CSO}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

Bit	Bit Name	Initial Value	R/W	Description
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, $\overline{\text{WEn}}$ Negation to Address, $\overline{\text{CSO}}$ Negation
				Specify the number of delay cycles from RD and $\overline{\text{WEn}}$ negation to address and $\overline{\text{CSO}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

Note \* To connect the burst ROM to the CS0 space and switch to burst ROM interface after activation, set the TYPE[2:0] bits in CS0BCR after setting the burst number by the bits 20 and 21 and the burst wait cycle number by the bits16 and 17. Do not write 1 to the reserved bits other than above bits.

REJ09B0191-0200

# • CS1WCR, CS7WCR, CS8WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	1	-	-	-	-	-	BAS	-		WW[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	-	SW	[1:0]		WR	[3:0]		WM	-	-	-	-	HW	[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				<ol> <li>Asserts the WEn signal at the read/write timing and asserts the RD/WR signal during the write access cycle.</li> </ol>
				<ol> <li>Asserts the WEn signal during the read/write access cycle and asserts the RD/WR signal at the write timing.</li> </ol>
19		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
18 to 16	WW[2:0]	000	R/W	Number of Write Access Wait Cycles
				Specify the number of cycles that are necessary for write access.
				000: The same cycles as WR[3:0] setting (number of read access wait cycles)
				001: No cycle
				010: 1 cycle
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CSn}}$ Assertion to $\overline{\text{RD}}$ , $\overline{\text{WEn}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CSn}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	WR[3:0]	1010	R/W	Number of Read Access Wait Cycles
				Specify the number of cycles that are necessary for read access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored



Bit	Bit Name	Initial Value	R/W	Description
5 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WEn Negation to Address, CSn Negation
				Specify the number of delay cycles from RD and $\overline{\text{WEn}}$ negation to address and $\overline{\text{CSn}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

# • CS2WCR, CS3WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	BAS	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	-	-	1		WR[	3:0]		WM	-	-	-	1	-	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WEn signal at the read timing and asserts the RD/WR signal during the write access cycle.
				1: Asserts the WEn signal during the read access cycle and asserts the RD/WR signal at the write timing.
19 to 11		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

# • CS4WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	BAS	-		WW[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	SW	[1:0]		WR	[3:0]		WM	-	-	-	-	HW	[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				0: Asserts the WEn signal at the read timing and asserts the RD/WR signal during the write access cycle.
				1: Asserts the WEn signal during the read access cycle and asserts the RD/WR signal at the write timing.
19	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
18 to 16	WW[2:0]	000	R/W	Number of Write Access Wait Cycles
				Specify the number of cycles that are necessary for write access.
				000: The same cycles as WR[3:0] setting (number of read access wait cycles)
				001: No cycle
				010: 1 cycle
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, <del>CS4</del> Assertion to <del>RD</del> , <del>WE</del> Assertion
				Specify the number of delay cycles from address and $\overline{\text{CS4}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WE}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	WR[3:0]	1010	R/W	Number of Read Access Wait Cycles
				Specify the number of cycles that are necessary for read access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)

		Initial		
Bit	Bit Name	Value	R/W	Description
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WEn Negation to Address, CS4 Negation
				Specify the number of delay cycles from RD and $\overline{\text{WEn}}$ negation to address and $\overline{\text{CS4}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

# CS5WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	SZSEL	MPXW/ BAS	-		WW[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	-	SW[	1:0]		WR	[3:0]		WM	-	-	-	-	HW[	1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Descript	ion							
31 to 22	_	All 0	R	Reserved								
				These bits are always read as 0. The write value should always be 0.								
21	SZSEL	0	R/W	MPX-I/O	MPX-I/O Interface Bus Width Specification							
				Specifies an address to select the bus width when the BSZ[1:0] of CS5BCR are specified as 11. This bit is valid only when area 5 is specified as MPX-I/O.								
				0: Select	s the bus width	by address A14	4					
				1: Select	s the bus width	by address A2	1					
					•	n the SZSEL bit are summarized						
				SZSEL	A14	A21	<b>Bus Width</b>					
				0	0	Not affected	8 bits					
				0 1 Not affected 16 bits								
				1	Not affected	0	8 bits					
				1	Not affected	1	16 bits					

Bit	Bit Name	Initial Value	R/W	Description
20	MPXW	0	R/W	MPX-I/O Interface Address Wait
				This bit setting is valid only when area 5 is specified as MPX-I/O. Specifies the address cycle insertion wait for MPX-I/O interface.
				0: Inserts no wait cycle
				1: Inserts 1 wait cycle
	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				This bit setting is valid only when area 5 is specified as SRAM with byte selection.
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				<ol> <li>Asserts the WEn signal at the read timing and asserts the RD/WR signal during the write access cycle.</li> </ol>
				1: Asserts the $\overline{\text{WEn}}$ signal during the read access cycle and asserts the RD/ $\overline{\text{WR}}$ signal at the write timing.
19		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
18 to 16	WW[2:0]	000	R/W	Number of Write Access Wait Cycles
				Specify the number of cycles that are necessary for write access.
				000: The same cycles as WR[3:0] setting (number of read access wait cycles)
				001: No cycle
				010: 1 cycle
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles
15 to 13		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS5}}$ Assertion to $\overline{\text{RD}}$ , $\overline{\text{WE}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CS5}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WE}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	WR[3:0]	1010	R/W	Number of Read Access Wait Cycles
				Specify the number of cycles that are necessary for read access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WEn Negation to Address, CS5 Negation
				Specify the number of delay cycles from RD and $\overline{\text{WEn}}$ negation to address and $\overline{\text{CS5}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

# CS6WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	BAS	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	-	SW[	[1:0]		WR	[3:0]		WM	-	-	-	-	HW[	[1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 21		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
20	BAS	0	R/W	SRAM with Byte Selection Byte Access Select
				Specifies the $\overline{\text{WEn}}$ and RD/ $\overline{\text{WR}}$ signal timing when the SRAM interface with byte selection is used.
				<ol> <li>Asserts the WEn signal at the read timing and asserts the RD/WR signal during the write access cycle.</li> </ol>
				<ol> <li>Asserts the WEn signal during the read/write access cycle and asserts the RD/WR signal at the write timing.</li> </ol>
19 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, CS6 Assertion to RD, WEn Assertion
				Specify the number of delay cycles from address, $\overline{\text{CS6}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

Bit	Bit Name	Initial Value	R/W	Description
10 to 7	WR[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of cycles that are necessary for read/write access.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WN	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification of this bit is valid even when the number of access wait cycles is 0.
				0: The external wait input is valid
				1: The external wait input is ignored
5 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Number of Delay Cycles from RD, WEn Negation to Address, CS6 Negation
				Specify the number of delay cycles from $\overline{RD}$ , $\overline{WEn}$ negation to address, and $\overline{CS6}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles



# (2) Burst ROM (Clocked Asynchronous)

### • CS0WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	BST	[1:0]	-	-	BW	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-		W[	3:0]		WM	-	-	-	-	-	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description							
31 to 22	_	All 0	R	Reserved							
				These bits are always read as 0. The write value should always be 0.							
21, 20	BST[1:0]	00	R/W	Burst Count Sp	pecification						
				Specify the burst count for 16-byte access. These bits must not be set to B'11.							
				<b>Bus Width</b>	BST[1:0]	Burst count					
				8 bits	00	16 burst × one time					
					01	4 burst × four times					
				16 bits	00	8 burst × one time					
					01	2 burst × four times					
					10	4-4 or 2-4-2 burst					
				32 bits	XX	4 burst × one time					
19, 18	_	All 0	R	Reserved							
				These bits are should always	-	as 0. The write value					

		Initial		
Bit	Bit Name	Value	R/W	Description
17, 16	BW[1:0]	00	R/W	Number of Burst Wait Cycles
				Specify the number of wait cycles to be inserted between the second or subsequent access cycles in burst access.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 7	W[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted in the first access cycle.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)



Bit	Bit Name	Initial Value	R/W	Description
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

# • CS4WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1	1	-	1	-	1	1	-	-	BST	[1:0]	-	-	BW[	1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	SW[	1:0]		W[3	3:0]		WM	-	-	-	-	HW[	1:0]
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description							
31 to 22		All 0	R	Reserved							
				These bits are always read as 0. The write value should always be 0.							
21, 20	BST[1:0]	00	R/W	Burst Count S	Specification						
				Specify the b must not be s		16-byte access. These bits					
				<b>Bus Width</b>	BST[1:0]	Burst count					
				8 bits	00	16 burst × one time					
					01	4 burst × four times					
				16 bits	00	8 burst × one time					
					01	2 burst × four times					
					10	4-4 or 2-4-2 burst					
				32 bits	XX	4 burst × one time					
19, 18	_	All 0	R	Reserved							
				These bits ar should alway	•	d as 0. The write value					
17, 16	BW[1:0]	00	R/W	Number of B	urst Wait Cycl	les					
				•	second or sub	cycles to be inserted osequent access cycles in					
				00: No cycle							
				01: 1 cycle							
				10: 2 cycles							
				11: 3 cycles							

Bit	Bit Name	Initial Value	R/W	Description
15 to 13		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12, 11	SW[1:0]	00	R/W	Number of Delay Cycles from Address, $\overline{\text{CS4}}$ Assertion to $\overline{\text{RD}}$ , $\overline{\text{WE}}$ Assertion
				Specify the number of delay cycles from address and $\overline{\text{CS4}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WE}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10 to 7	W[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted in the first access cycle.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)

D:4	Dit Nama	Initial	DAM	Description
Bit	Bit Name	Value	R/W	Description
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	HW[1:0]	00	R/W	Delay Cycles from RD, WEn Negation to Address, CS4 Negation
				Specify the number of delay cycles from $\overline{RD}$ and $\overline{WEn}$ negation to address and $\overline{CS4}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

### (3) SDRAM\*

#### • CS2WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	1	-	1	-	-	A2CI	_[1:0]	1	-	1	1	-	-	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W	R/W	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 11		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8, 7	A2CL[1:0]	10	R/W	CAS Latency for Area 2
				Specify the CAS latency for area 2.
				00: 1 cycle
				01: 2 cycles
				10: 3 cycles
				11: 4 cycles
6 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Note: \* If only one area is connected to the SDRAM, specify area 3. In this case, specify area 2 as normal space or SRAM with byte selection.

### • CS3WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	1	-	-	-	•	-	-	1	•	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	WTRF	P[1:0]*	1	WTRC	D[1:0]*	-	A3Cl	_[1:0]	-	-	TRWL	_[1:0]*	-	WTRO	C[1:0]*
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R	R/W	R/W	R	R/W	R/W	R	R	R/W	R/W	R	R/W	R/W

Note: \* If both areas 2 and 3 are specified as SDRAM, WTRP[1:0], WTRCD[1:0], TRWL[1:0], and WTRC[1:0] bit settings are used in both areas in common.

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 15	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
14, 13	WTRP[1:0]*	00	R/W	Number of Auto-Precharge Completion Wait Cycles
				Specify the number of minimum precharge completion wait cycles as shown below.
				<ul> <li>From the start of auto-precharge and issuing of ACTV command for the same bank</li> </ul>
				<ul> <li>From issuing of the PRE/PALL command to issuing of the ACTV command for the same bank</li> </ul>
				<ul> <li>Till entering the power-down mode or deep power- down mode</li> </ul>
				<ul> <li>From the issuing of PALL command to issuing REF command in auto refresh mode</li> </ul>
				<ul> <li>From the issuing of PALL command to issuing SELF command in self refresh mode</li> </ul>
				The setting for areas 2 and 3 is common.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles

Bit	Bit Name	Initial Value	R/W	Description
12		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
11, 10	WTRCD[1:0]*	01	R/W	Number of Wait Cycles between ACTV Command and READ(A)/WRIT(A) Command
				Specify the minimum number of wait cycles from issuing the ACTV command to issuing the READ(A)/WRIT(A) command. The setting for areas 2 and 3 is common.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles
9	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
8, 7	A3CL[1:0]	10	R/W	CAS Latency for Area 3
				Specify the CAS latency for area 3.
				00: 1 cycle
				01: 2 cycles
				10: 3 cycles
				11: 4 cycles
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
4, 3	TRWL[1:0]*	00	R/W	Number of Auto-Precharge Startup Wait Cycles
				Specify the number of minimum auto-precharge startup wait cycles as shown below.
				<ul> <li>Cycle number from the issuance of the WRITA command by this LSI until the completion of autoprecharge in the SDRAM.     Equivalent to the cycle number from the issuance of the WRITA command until the issuance of the ACTV command. Confirm that how many cycles are required between the WRITE command receive in the SDRAM and the auto-precharge activation, referring to each SDRAM data sheet. And set the cycle number so as not to exceed the cycle number specified by this bit.</li> <li>Cycle number from the issuance of the WRITA command until the issuance of the PRE command. This is the case when accessing another low address in the same bank in bank active mode.</li> <li>The setting for areas 2 and 3 is common.</li> <li>No cycle</li> <li>1 cycle</li> <li>2 cycles</li> <li>3 cycles</li> </ul>
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	WTRC[1:0]*	00	R/W	Number of Idle Cycles from REF Command/Self- Refresh Release to ACTV/REF/MRS Command
				Specify the number of minimum idle cycles in the periods shown below.
				From the issuance of the REF command until the issuance of the ACTV/REF/MRS command
				<ul> <li>From releasing self-refresh until the issuance of the ACTV/REF/MRS command.</li> </ul>
				The setting for areas 2 and 3 is common.
				00: 2 cycles
				01: 3 cycles
				10: 5 cycles
				11: 8 cycles

If both areas 2 and 3 are specified as SDRAM, WTRP[1:0], WTRCD[1:0], TRWL[1:0], Note: and WTRC[1:0] bit settings are used in both areas in common.

> If only one area is connected to the SDRAM, specify area 3. In this case, specify area 2 as normal space or SRAM with byte selection.

# (4) PCMCIA

### • CS5WCR, CS6WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	1	-	1	-	1	-	-	-	-	SA[	1:0]	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-		TED	[3:0]			PCW	[3:0]		WM	-	-		TEH	[3:0]	
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
21, 20	SA[1:0]	00	R/W	Space Attribute Specification
				Select memory card interface or I/O card interface when PCMCIA interface is selected.
				SA1:
				0: Selects memory card interface for the space for A25 = 1.
				1: Selects I/O card interface for the space for $A25 = 1$ .
				SA0:
				0: Selects memory card interface for the space for A25 = 0.
				1: Selects I/O card interface for the space for $A25 = 0$ .
19 to 15	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
14 to 11	TED[3:0]	0000	R/W	Number of Delay Cycles from Address Output to RD/WE Assertion
				Specify the number of delay cycles from address output to RD/WE assertion for the memory card or to ICIORD/ICIOWR assertion for the I/O card in PCMCIA interface.
				0000: 0.5 cycle
				0001: 1.5 cycles
				0010: 2.5 cycles
				0011: 3.5 cycles
				0100: 4.5 cycles
				0101: 5.5 cycles
				0110: 6.5 cycles
				0111: 7.5 cycles
				1000: 8.5 cycles
				1001: 9.5 cycles
				1010: 10.5 cycles
				1011: 11.5 cycles
				1100: 12.5 cycles
				1101: 13.5 cycles
				1110: 14.5 cycles
				1111: 15.5 cycles

		Initial		
Bit	Bit Name	Value	R/W	Description
10 to 7	PCW[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted.
				0000: 3 cycles
				0001: 6 cycles
				0010: 9 cycles
				0011: 12 cycles
				0100: 15 cycles
				0101: 18 cycles
				0110: 22 cycles
				0111: 26 cycles
				1000: 30 cycles
				1001: 33 cycles
				1010: 36 cycles
				1011: 38 cycles
				1100: 52 cycles
				1101: 60 cycles
				1110: 64 cycles
				1111: 80 cycles
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycles is 0.
				0: External wait input is valid
				1: External wait input is ignored
5, 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
3 to 0	TEH[3:0]	0000	R/W	Delay Cycles from RD/WE Negation to Address
				Specify the number of address hold cycles from RD/WE negation for the memory card or those from ICIORD/ICIOWR negation for the I/O card in PCMCIA interface.
				0000: 0.5 cycle
				0001: 1.5 cycles
				0010: 2.5 cycles
				0011: 3.5 cycles
				0100: 4.5 cycles
				0101: 5.5 cycles
				0110: 6.5 cycles
				0111: 7.5 cycles
				1000: 8.5 cycles
				1001: 9.5 cycles
				1010: 10.5 cycles
				1011: 11.5 cycles
				1100: 12.5 cycles
				1101: 13.5 cycles
				1110: 14.5 cycles
				1111: 15.5 cycles

# (5) Burst MPX-I/O

#### • CS6WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	MPXA	W[1:0]	MPXMD	-	BW	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-		W[3	3:0]		WM	-	-	-	-	-	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
21, 20	MPXAW[1:0]	00	R/W	Number of Address Cycle Waits
				Specify the number of waits to be inserted in the address cycle.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles

Bit	Bit Name	Initial Value	R/W	Desc	ription		
19	MPXMD	0	R/W	Burst	MPX-I/0	O Interfa	ce Mode Specification
				Speci	fy the a	ccess m	ode in 16-byte access
				0: On	e 4-burs	st acces	s by 16-byte transfer
					o 2-burs nsfer	acces	s cycles by quadword (8-byte)
				Trans	fer size	when M	IPXMD = 0:
				D31	D30	D29	Transfer Size
				0	0	0	Byte (1 byte)
				0	0	1	Word (2 bytes)
				0	1	0	Longword (4 bytes)
				0	1	1	Reserved (quadword) (8 bytes)
				1	0	0	16 bytes
				1	0	1	Reserved (32 bytes)
				1	1	0	Reserved (64 bytes)
				Trans	fer size	when M	IPXMD = 1:
				D31	D30	D29	Transfer Size
				0	0	0	Byte (1 byte)
				0	0	1	Word (2 bytes)
				0	1	0	Longword (4 bytes)
				_			
				0	1	1	Quadword (8 bytes)
				1	0	0	Quadword (8 bytes) Reserved (32 bytes)
18		0	R	0 1 Reser	0		, ,
18		0	R	1 Reser	0 ved oit is alw	0	, ,
18	— BW[1:0]	0	R R/W	Reserration This balway	0 rved bit is alw s be 0.	0 ays rea	Reserved (32 bytes)
	— BW[1:0]			Reser This balway Numb	0  ved bit is alw s be 0. ber of Bu fy the ne	0 ays reaurst Wai	Reserved (32 bytes)  d as 0. The write value should
	— BW[1:0]			Reser This balway Numb Speci	0  ved bit is alw s be 0. ber of Bu fy the ne	0 ays reaurst Wai	Reserved (32 bytes)  d as 0. The write value should t Cycles f wait cycles to be inserted at the
	— BW[1:0]			Reser This balway Numb Speci	oved bit is always be 0. ber of But of sulting or sulti	0 ays reaurst Wai	Reserved (32 bytes)  d as 0. The write value should t Cycles f wait cycles to be inserted at the
	— BW[1:0]			Reser This balway Numb Speci secon 00: No	oved bit is always be 0. ber of But of sulting or sulti	0 ays reaurst Wai	Reserved (32 bytes)  d as 0. The write value should t Cycles f wait cycles to be inserted at the



Bit	Bit Name	Initial Value	R/W	Description
15 to 11		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 7	W[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted in the first access cycle.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



# (6) Burst ROM (Clocked Synchronous)

### • CS0WCR

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	BW[	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-		W[	3:0]		WM	-	-	-	-	-	-
Initial value:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 18	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
17, 16	BW[1:0]	00	R/W	Number of Burst Wait Cycles
				Specify the number of wait cycles to be inserted between the second or subsequent access cycles in burst access.
				00: No cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles
15 to 11		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 7	W[3:0]	1010	R/W	Number of Access Wait Cycles
				Specify the number of wait cycles to be inserted in the first access cycle.
				0000: No cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is valid. The specification by this bit is valid even when the number of access wait cycle is 0.
				0: External wait input is valid
				1: External wait input is ignored
5 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

# 8.4.4 SDRAM Control Register (SDCR)

SDCR specifies the method to refresh and access SDRAM, and the types of SDRAMs to be connected.

SDCR is initialized to H'00000000 by a power-on reset and retains the value by a manual reset and in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	ı	-	A2RO	W[1:0]	-	A2CO	L[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	DEEP	SLOW	RFSH	RMODE	PDOWN	BACTV	-	1	-	A3RO	W[1:0]	1	A3CO	L[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R	R/W	R/W

	Initial		
Bit Name	Value	R/W	Description
_	All 0	R	Reserved
			These bits are always read as 0. The write value should always be 0.
A2ROW[1:0]	00	R/W	Number of Bits of Row Address for Area 2
			Specify the number of bits of row address for area 2.
			00: 11 bits
			01: 12 bits
			10: 13 bits
			11: Reserved (setting prohibited)
_	0	R	Reserved
			This bit is always read as 0. The write value should always be 0.
A2COL[1:0]	00	R/W	Number of Bits of Column Address for Area 2
			Specify the number of bits of column address for area 2.
			00: 8 bits
			01: 9 bits
			10: 10 bits
			11: Reserved (setting prohibited)
	— A2ROW[1:0]	Bit Name Value  All 0  A2ROW[1:0] 00  0	Bit Name Value R/W  All 0 R  A2ROW[1:0] 00 R/W  0 R

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13	DEEP	0	R/W	Deep Power-Down Mode
				This bit is valid for low-power SDRAM. If the RFSH or RMODE bit is set to 1 while this bit is set to 1, the deep power-down entry command is issued and the low-power SDRAM enters the deep power-down mode.
				0: Self-refresh mode
				1: Deep power-down mode
12	SLOW	0	R/W	Low-Frequency Mode
				Specifies the output timing of command, address, and write data for SDRAM and the latch timing of read data from SDRAM. Setting this bit makes the hold time for command, address, write and read data extended for half cycle (output or read at the falling edge of CKIO). This mode is suitable for SDRAM with low-frequency clock.
				0: Command, address, and write data for SDRAM is output at the rising edge of CKIO. Read data from SDRAM is latched at the rising edge of CKIO.
				<ol> <li>Command, address, and write data for SDRAM is output at the falling edge of CKIO. Read data from SDRAM is latched at the falling edge of CKIO.</li> </ol>

		Initial		
Bit	Bit Name	Value	R/W	Description
11	RFSH	0	R/W	Refresh Control
				Specifies whether or not the refresh operation of the SDRAM is performed.
				0: No refresh
				1: Refresh
10	RMODE	0	R/W	Refresh Control
				Specifies whether to perform auto-refresh or self-refresh when the RFSH bit is 1. When the RFSH bit is 1 and this bit is 1, self-refresh starts immediately. When the RFSH bit is 1 and this bit is 0, auto-refresh starts according to the contents that are set in registers RTCSR, RTCNT, and RTCOR.
				0: Auto-refresh is performed
				1: Self-refresh is performed
9	PDOWN	0	R	Power-Down Mode
				Specifies whether the SDRAM will enter the power- down mode after the access to the SDRAM. With this bit being set to 1, after the SDRAM is accessed, the CKE signal is driven low and the SDRAM enters the power-down mode.
				0: The SDRAM does not enter the power-down mode after being accessed.
				The SDRAM enters the power-down mode after being accessed.

Bit	Bit Name	Initial Value	R/W	Description
8	BACTV	0	R/W	Bank Active Mode
				Specifies to access whether in auto-precharge mode (using READA and WRITA commands) or in bank active mode (using READ and WRIT commands).
				Auto-precharge mode (using READA and WRITA commands)
				Bank active mode (using READ and WRIT commands)
				Note: Bank active mode can be used only when either the upper or lower bits of the CS3 space are used. When both the CS2 and CS3 spaces are set to SDRAM, specify the autoprecharge mode.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4, 3	A3ROW[1:0]	00	R/W	Number of Bits of Row Address for Area 3
				Specify the number of bits of the row address for area 3.
				00: 11 bits
				01: 12 bits
				10: 13 bits
				11: Reserved (setting prohibited)
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	A3COL[1:0]	00	R/W	Number of Bits of Column Address for Area 3
				Specify the number of bits of the column address for area 3.
				00: 8 bits
				01: 9 bits
				10: 10 bits
				11: Reserved (setting prohibited)

### 8.4.5 Refresh Timer Control/Status Register (RTCSR)

RTCSR specifies various items about refresh for SDRAM. RTCSR is initialized to H'00000000 by a power-on reset and retains the value by a manual reset and in software standby mode.

When RTCSR is written, the upper 16 bits of the write data must be H'A55A to cancel write protection.

The phase of the clock for incrementing the count in the refresh timer counter (RTCNT) is adjusted only by a power-on reset. Note that there is an error in the time until the compare match flag is set for the first time after the timer is started with the CKS[2:0] bits being set to a value other than B'000.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	1	-	-	-	1	-	CMF	CMIE		CKS[2:0]			RRC[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7	CMF	0	R/W	Compare Match Flag
				Indicates that a compare match occurs between the refresh timer counter (RTCNT) and refresh time constant register (RTCOR). This bit is set or cleared in the following conditions.
				<ol> <li>Clearing condition: When 0 is written in CMF after reading out RTCSR during CMF = 1.</li> </ol>
				1: Setting condition: When the condition RTCNT = RTCOR is satisfied.

		Initial		
Bit	Bit Name	Value	R/W	Description
6	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables CMF interrupt requests when the CMF bit in RTCSR is set to 1.
				0: Disables CMF interrupt requests.
				1: Enables CMF interrupt requests.
5 to 3	CKS[2:0]	000	R/W	Clock Select
				Select the clock input to count-up the refresh timer counter (RTCNT).
				000: Stop the counting-up
				001: Bφ/4
				010: Βφ/16
				011: Βφ/64
				100: Bφ/256
				101: Bφ/1024
				110: Βφ/2048
				111: B <sub>0</sub> /4096
2 to 0	RRC[2:0]	000	R/W	Refresh Count
				Specify the number of continuous refresh cycles, when the refresh request occurs after the coincidence of the values of the refresh timer counter (RTCNT) and the refresh time constant register (RTCOR). These bits can make the period of occurrence of refresh long.
				000: 1 time
				001: 2 times
				010: 4 times
				011: 6 times
				100: 8 times
				101: Reserved (setting prohibited)
				110: Reserved (setting prohibited)
				111: Reserved (setting prohibited)

### **8.4.6** Refresh Timer Counter (RTCNT)

RTCNT is an 8-bit counter that increments using the clock selected by bits CKS[2:0] in RTCSR. When RTCNT matches RTCOR, RTCNT is cleared to 0. The value in RTCNT returns to 0 after counting up to 255. When the RTCNT is written, the upper 16 bits of the write data must be H'A55A to cancel write protection. This counter is initialized to H'00000000 by a power-on reset and retains the value by a manual reset and in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	1	1	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-								
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7 to 0		All 0	R/W	8-Bit Counter

#### **8.4.7** Refresh Time Constant Register (RTCOR)

RTCOR is an 8-bit register. When RTCOR matches RTCNT, the CMF bit in RTCSR is set to 1 and RTCNT is cleared to 0.

When the RFSH bit in SDCR is 1, a memory refresh request is issued by this matching signal. This request is maintained until the refresh operation is performed. If the request is not processed when the next matching occurs, the previous request is ignored.

The REFOUT signal can be asserted when a refresh request is generated while the bus is released. For details, see the description of Relationship between Refresh Requests and Bus Cycles in section 8.5.6, SDRAM Interface, Relationship between Refresh Requests and Bus Cycles, and section 8.5.13, Bus Arbitration.

When the CMIE bit in RTCSR is set to 1, an interrupt request is issued by this matching signal. The request continues to be output until the CMF bit in RTCSR is cleared. Clearing the CMF bit only affects the interrupt request and does not clear the refresh request. Therefore, a combination of refresh request and interval timer interrupt can be specified so that the number of refresh requests are counted by using timer interrupts while refresh is performed periodically.

When RTCOR is written, the upper 16 bits of the write data must be H'A55A to cancel write protection. This register is initialized to H'00000000 by a power-on reset and retains the value by a manual reset and in software standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-								
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	Initial Value	R/W	Description
31 to 8		All 0	R	Reserved
				These bits are always read as 0.
7 to 0		All 0	R/W	8-Bit Counter

#### 8.4.8 AC Characteristics Switching Register (ACSWR)

To use the SDRAM in clock mode 2, set the AC characteristics switching register (ACSWR) and AC characteristics key switching register (ACKEYR). In clock mode 7, set nothing to keep the initial value.


ACSWR is initialized to H'00000000 by a power-on reset, but not initialized and retains the value by a manual reset or in software standby mode. Only a special sequence can write to this register to prevent accidental erroneous write. The setting procedure is shown in section 8.4.10, Sequence to Write to ACSWR. Read is done by the normal longword.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	-	-	-	1	-	1	-	-	1	1	1	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	1	-	ı	-	-	-	1	1	1		ACOS	W[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3 to 0	ACOSW[3:0]	0000	R/W	AC Characteristics Switch
				Specifies AC characteristics switching
				0000: Not extend the delay time
				1001: Switches characteristics and extends the delay time
				Others: Setting prohibited

### 8.4.9 AC Characteristics Switching Key Register (ACKEYR)

ACKEYR is a write only 8-bit register to access the AC characteristics switching register (ACSWR). The write value is ignored and the read value is undefined.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	ACKEY[7:0]		W	AC Key
_				Writing to this bit is required to write to the ACSWR register. The write value is arbitrary.

#### 8.4.10 Sequence to Write to ACSWR

Figure 8.2 shows the sequence to write to ACSWR. Write must be executed in the on-chip RAM.




Figure 8.2 Recommended Sequence to Write to ACSWR

# 8.5 Operation

### 8.5.1 Endian/Access Size and Data Alignment

This LSI supports big endian, in which the 0 address is the most significant byte (MSB) in the byte data.

Three data bus widths (8 bits, 16 bits, and 32 bits) are available for normal memory and SRAM with byte selection. Two data bus widths (16 bits and 32 bits) are available for SDRAM. Two data bus widths (8 bits and 16 bits) are available for PCMCIA interface. For MPX-I/O, the data bus width is fixed at 8 bits or 16 bits, or 8 bits or 16 bits can be selected by the access address. The data bus width for burst MPX-I/O is fixed at 32 bits. Data alignment is performed in accordance with the data bus width of the device. This also means that when longword data is read from a byte-width device, the read operation must be done four times. In this LSI, data alignment and conversion of data length is performed automatically between the respective interfaces.

Tables 8.5 to 8.7 show the relationship between device data width and access unit.

Table 8.5 32-Bit External Device Access and Data Alignment

	Data Bus				Strobe Signals			
Operation	D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU	WE0, DQMLL
Byte access at 0	Data 7 to 0	_	—	_	Assert	_	_	_
Byte access at 1	_	Data 7 to 0	_	_	_	Assert	_	_
Byte access at 2	_	—	Data 7 to 0	_	_	—	Assert	_
Byte access at 3		_	_	Data 7 to 0	_	_	_	Assert
Word access at 0	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert	_	_
Word access at 2	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert
Longword access at 0	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert	Assert

**Table 8.6** 16-Bit External Device Access and Data Alignment

	Data Bus		Strobe Signals						
Operation		D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU	WEO, DQMLL
Byte access	at 0	_	_	Data 7 to 0	_	_	_	Assert	_
Byte access	at 1	_	_	_	Data 7 to 0	_	_	_	Assert
Byte access	at 2	_	_	Data 7 to 0	_	_	_	Assert	_
Byte access	at 3	_	_	_	Data 7 to 0	_	_	_	Assert
Word access	s at 0	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert
Word access	s at 2	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert
Longword access at 0	1st time at 0		_	Data 31 to 24	Data 23 to 16	_	_	Assert	Assert
	2nd time at 2		_	Data 15 to 8	Data 7 to 0			Assert	Assert

Table 8.7 8-Bit External Device Access and Data Alignment

		Data Bus			Strobe Signals				
Operation		D31 to	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU	WEO, DQMLL
Byte access a	nt O	_	_	_	Data 7 to 0	_	_	_	Assert
Byte access a	nt 1	_	_	_	Data 7 to 0	_	_	_	Assert
Byte access a	nt 2				Data 7 to 0				Assert
Byte access a	nt 3		_	_	Data 7 to 0				Assert
Word access at 0	1st time at 0		_	—	Data 15 to 8		_		Assert
	2nd time at 1				Data 7 to 0		_		Assert
Word access at 2	1st time at 2	_	_	_	Data 15 to 8	_	_	_	Assert
	2nd time at 3		_	_	Data 7 to 0	_	_		Assert
Longword access at 0	1st time at 0	_	_	_	Data 31 to 24	_	_	_	Assert
	2nd time at 1	_	_	_	Data 23 to 16	_	_	_	Assert
	3rd time at 2				Data 15 to 8				Assert
	4th time at 3		_	—	Data 7 to 0		_		Assert

### **8.5.2** Normal Space Interface

### (1) Basic Timing

For access to a normal space, this LSI uses strobe signal output in consideration of the fact that mainly static RAM will be directly connected. When using SRAM with a byte-selection pin, see section 8.5.8, SRAM Interface with Byte Selection. Figure 8.3 shows the basic timings of normal space access. A no-wait normal access is completed in two cycles. The  $\overline{BS}$  signal is asserted for one cycle to indicate the start of a bus cycle.




Figure 8.3 Normal Space Basic Access Timing (Access Wait 0)

There is no access size specification when reading. The correct access start address is output in the least significant bit of the address, but since there is no access size specification, 32 bits are always

read in case of a 32-bit device, and 16 bits in case of a 16-bit device. When writing, only the WEn signal for the byte to be written is asserted.

It is necessary to output the data that has been read using  $\overline{RD}$  when a buffer is established in the data bus. The  $RD/\overline{WR}$  signal is in a read state (high output) when no access has been carried out. Therefore, care must be taken when controlling the external data buffer, to avoid collision.

Figures 8.4 and 8.5 show the basic timings of normal space access. If the WM bit in CSnWCR is cleared to 0, a Tnop cycle is inserted after the CSn space access to evaluate the external wait (figure 8.4). If the WM bit in CSnWCR is set to 1, external waits are ignored and no Tnop cycle is inserted (figure 8.5).




Figure 8.4 Continuous Access for Normal Space 1
Bus Width = 16 Bits, Longword Access, CSnWCR.WM Bit = 0
(Access Wait = 0, Cycle Wait = 0)




Figure 8.5 Continuous Access for Normal Space 2 **Bus Width = 16 Bits, Longword Access, CSnWCR.WM Bit = 1** (Access Wait = 0, Cycle Wait = 0)




Figure 8.6 Example of 32-Bit Data-Width SRAM Connection




Figure 8.7 Example of 16-Bit Data-Width SRAM Connection




Figure 8.8 Example of 8-Bit Data-Width SRAM Connection

#### **8.5.3** Access Wait Control

Wait cycle insertion on a normal space access can be controlled by the settings of bits WR3 to WR0 in CSnWCR. It is possible for areas 1, 4, 5, 7, and 8 to insert wait cycles independently in read access and in write access. Areas 0, 2, 3, and 6 have common access wait for read cycle and write cycle. The specified number of Tw cycles are inserted as wait cycles in a normal space access shown in figure 8.9.




Figure 8.9 Wait Timing for Normal Space Access (Software Wait Only)

When the WM bit in CSnWCR is cleared to 0, the external wait input  $\overline{WAIT}$  signal is also sampled.  $\overline{WAIT}$  pin sampling is shown in figure 8.10. A 2-cycle wait is specified as a software wait. The  $\overline{WAIT}$  signal is sampled on the falling edge of CKIO at the transition from the T1 or Tw cycle to the T2 cycle.





Figure 8.10 Wait Cycle Timing for Normal Space Access (Wait Cycle Insertion Using WAIT Signal)

#### 

The number of cycles from  $\overline{CSn}$  assertion to  $\overline{RD}$ ,  $\overline{WEn}$  assertion can be specified by setting bits SW1 and SW0 in CSnWCR. The number of cycles from  $\overline{RD}$ ,  $\overline{WEn}$  negation to  $\overline{CSn}$  negation can be specified by setting bits HW1 and HW0. Therefore, a flexible interface to an external device can be obtained. Figure 8.11 shows an example. A Th cycle and a Tf cycle are added before and after an ordinary cycle, respectively. In these cycles,  $\overline{RD}$  and  $\overline{WEn}$  are not asserted, while other signals are asserted. The data output is prolonged to the Tf cycle, and this prolongation is useful for devices with slow writing operations.



#### 8.5.5 MPX-I/O Interface

Access timing for the MPX space is shown below. In the MPX space,  $\overline{\text{CS5}}$ ,  $\overline{\text{AH}}$ ,  $\overline{\text{RD}}$ , and  $\overline{\text{WEn}}$  signals control the accessing. The basic access for the MPX space consists of 2 cycles of address output followed by an access to a normal space. The bus width for the address output cycle or the data input/output cycle is fixed to 8 bits or 16 bits. Alternatively, it can be 8 bits or 16 bits depending on the address to be accessed.

Output of the addresses D15 to D0 or D7 to D0 is performed from cycle Ta2 to cycle Ta3. Because cycle Ta1 has a high-impedance state, collisions of addresses and data can be avoided without inserting idle cycles, even in continuous access cycles. Address output is increased to 3 cycles by setting the MPXW bit in CS5WCR to 1.

The RD/ $\overline{WR}$  signal is output at the same time as the  $\overline{CS5}$  signal; it is high in the read cycle and low in the write cycle.

The data cycle is the same as that in a normal space access.

Timing charts are shown in figures 8.12 to 8.14.




Figure 8.12 Access Timing for MPX Space (Address Cycle No Wait, Data Cycle No Wait)




Figure 8.13 Access Timing for MPX Space (Address Cycle Wait 1, Data Cycle No Wait)




Figure 8.14 Access Timing for MPX Space (Address Cycle Access Wait 1, Data Cycle Wait 1, External Wait 1)

#### **8.5.6 SDRAM Interface**

### (1) SDRAM Direct Connection

The SDRAM that can be connected to this LSI is a product that has 11/12/13 bits of row address, 8/9/10 bits of column address, 4 or less banks, and uses the A10 pin for setting precharge mode in read and write command cycles.

The control signals for direct connection of SDRAM are  $\overline{RASU}$ ,  $\overline{RASL}$ ,  $\overline{CASU}$ ,  $\overline{CASL}$ ,  $\overline{RD/WR}$ , DQMUU, DQMUL, DQMLU, DQMLL, CKE,  $\overline{CS2}$ , and  $\overline{CS3}$ . All the signals other than  $\overline{CS2}$  and  $\overline{CS3}$  are common to all areas, and signals other than CKE are valid when  $\overline{CS2}$  or  $\overline{CS3}$  is asserted. SDRAM can be connected to up to 2 spaces. The data bus width of the area that is connected to SDRAM can be set to 32 or 16 bits.

Burst read/single write (burst length 1) and burst read/burst write (burst length 1) are supported as the SDRAM operating mode.

Commands for SDRAM can be specified by RASU, RASL, CASU, CASL, RD/WR, and specific address signals. These commands supports:

- NOP
- Auto-refresh (REF)
- Self-refresh (SELF)
- All banks pre-charge (PALL)
- Specified bank pre-charge (PRE)
- Bank active (ACTV)
- Read (READ)
- Read with pre-charge (READA)
- Write (WRIT)
- Write with pre-charge (WRITA)
- Write mode register (MRS, EMRS)

The byte to be accessed is specified by DQMUU, DQMUL, DQMLU, and DQMLL. Reading or writing is performed for a byte whose corresponding DQMxx is low. For details on the relationship between DQMxx and the byte to be accessed, see section 8.5.1, Endian/Access Size and Data Alignment.

Figures 8.15 to 8.17 show examples of the connection of the SDRAM with the LSI.

As shown in figure 8.17, two sets of SDRAMs of 32 Mbytes or smaller can be connected to the same CS space by using  $\overline{RASU}$ ,  $\overline{RASL}$ ,  $\overline{CASU}$ , and  $\overline{CASL}$ . In this case, a total of 8 banks are assigned to the same CS space: 4 banks specified by  $\overline{RASL}$  and  $\overline{CASL}$ , and 4 banks specified by  $\overline{RASU}$  and  $\overline{CASU}$ . When accessing the address with A25 = 0,  $\overline{RASL}$  and  $\overline{CASL}$  are asserted. When accessing the address with A25 = 1,  $\overline{RASU}$  and  $\overline{CASU}$  are asserted.




Figure 8.15 Example of 32-Bit Data Width SDRAM Connection (RASU and CASU are Not Used)




Figure 8.16 Example of 16-Bit Data Width SDRAM Connection  $(\overline{RASU} \text{ and } \overline{CASU} \text{ are Not Used})$ 




Figure 8.17 Example of 16-Bit Data Width SDRAM Connection  $(\overline{RASU} \text{ and } \overline{CASU} \text{ are Used})$ 

### (2) Address Multiplexing

An address multiplexing is specified so that SDRAM can be connected without external multiplexing circuitry according to the setting of bits BSZ[1:0] in CSnBCR, bits A2ROW[1:0], and A2COL[1:0], A3ROW[1:0], and A3COL[1:0] in SDCR. Tables 8.8 to 8.13 show the relationship between the settings of bits BSZ[1:0], A2ROW[1:0], A2COL[1:0], A3ROW[1:0], and A3COL[1:0] and the bits output at the address pins. Do not specify those bits in the manner other than this table, otherwise the operation of this LSI is not guaranteed. A25 to A18 are not multiplexed and the original values of address are always output at these pins.

When the data bus width is 16 bits (BSZ1 and BSZ0 = B'10), A0 of SDRAM specifies a word address. Therefore, connect this A0 pin of SDRAM to the A1 pin of the LSI; the A1 pin of SDRAM to the A2 pin of the LSI, and so on. When the data bus width is 32 bits (BSZ1 and BSZ0 = B'11), the A0 pin of SDRAM specifies a longword address. Therefore, connect this A0 pin of SDRAM to the A2 pin of the LSI; the A1 pin of SDRAM to the A3 pin of the LSI, and so on.

Table 8.8 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (1)-1

	<b>G</b>				
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_		
11 (32 bits)	00 (11 bits)	00 (8 bits)	_		
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	- SDRAM Pin	Function	
A17	A25	A17		Unused	
A16	A24	A16			
A15	A23	A15			
A14	A22*2	A22*2	A12 (BA1)	Specifies bank	
A13	A21* <sup>2</sup>	A21* <sup>2</sup>	A11 (BA0)		
A12	A20	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge	
A11	A19	A11	A9	Address	
A10	A18	A10	A8		
A9	A17	A9	A7		
A8	A16	A8	A6		
A7	A15	A7	A5		
A6	A14	A6	A4		
A5	A13	A5	A3		
A4	A12	A4	A2		
A3	A11	A3	A1		
A2	A10	A2	A0		
A1	A9	A1		Unused	
A0	A8	A0	_		

64-Mbit product (512 Kwords  $\times$  32 bits  $\times$  4 banks, column 8 bits product): 1

16-Mbit product (512 Kwords × 16 bits × 2 banks, column 8 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

2. Bank address specification

Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address **Table 8.8 Multiplex Output (1)-2** 

Setting
---------

BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
11 (32 bits)	01 (12 bits)	00 (8 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A25	A17		Unused
A16	A24	A16	_	
A15	A23*2	A23* <sup>2</sup>	A13 (BA1)	Specifies bank
A14	A22*2	A22*2	A12 (BA0)	
A13	A21	A13	A11	Address
A12	A20	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge
A11	A19	A11	A9	Address
A10	A18	A10	A8	
A9	A17	A9	A7	
A8	A16	A8	A6	
A7	A15	A7	A5	
A6	A14	A6	A4	
A5	A13	A5	A3	
A4	A12	A4	A2	
A3	A11	A3	A1	
A2	A10	A2	A0	
A1	A9	A1		Unused
A0	A8	A0	_	
A1 A0	A9	A1	A0 _	Uni

128-Mbit product (1 Mword  $\times$  32 bits  $\times$  4 banks, column 8 bits product): 1

64-Mbit product (1 Mword × 16 bits × 4 banks, column 8 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

2. Bank address specification

Table 8.9 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (2)-1

	Setting				
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_		
11 (32 bits)	01 (12 bits)	01 (9 bits)	_		
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function	
A17	A26	A17		Unused	
A16	A25	A16	_		
A15	A24*2	A24* <sup>2</sup>	A13 (BA1)	Specifies bank	
A14	A23*2	A23*2	A12 (BA0)		
A13	A22	A13	A11	Address	
A12	A21	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge	
A11	A20	A11	A9	Address	
A10	A19	A10	A8		
A9	A18	A9	A7		
A8	A17	A8	A6		
A7	A16	A7	A5		
A6	A15	A6	A4		
A5	A14	A5	A3		
A4	A13	A4	A2		
A3	A12	A3	A1		
A2	A11	A2	A0		
A1	A10	A1		Unused	

Α9

Α0

256-Mbit product (2 Mwords  $\times$  32 bits  $\times$  4 banks, column 9 bits product): 1

Α0

128-Mbit product (2 Mwords  $\times$  16 bits  $\times$  4 banks, column 9 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

- 2. Bank address specification
- 3. Only the RASL pin is asserted because the A25 pin specified the bank address. RASU is not asserted.



Table 8.9 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (2)-2

A2/3	A2/3	
ROW	COL	
[1:0]	[1:0]	
	ROW	A2/3 A2/3 ROW COL

**Setting** 

BSZ [1:0]	ROW [1:0]	COL [1:0]			
11 (32 bits)	01 (12 bits)	10 (10 bits)	_		
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function	
A17	A27	A17		Unused	
A16	A26	A16	<del>_</del>		
A15	A25* <sup>2</sup> * <sup>3</sup>	A25* <sup>2</sup> * <sup>3</sup>	A13 (BA1)	Specifies bank	
A14	A24*2	A24* <sup>2</sup>	A12 (BA0)		
A13	A23	A13	A11	Address	
A12	A22	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge	
A11	A21	A11	A9	Address	
A10	A20	A10	A8		
A9	A19	A9	A7		
A8	A18	A8	A6		
A7	A17	A7	A5		
A6	A16	A6	A4		
A5	A15	A5	A3		
A4	A14	A4	A2		
A3	A13	A3	A1		
A2	A12	A2	A0		
A1	A11	A1		Unused	
A0	A10	A0	_		

Example of connected memory

512-Mbit product (4 Mwords  $\times$  32 bits  $\times$  4 banks, column 10 bits product): 1

256-Mbit product (4 Mwords  $\times$  16 bits  $\times$  4 banks, column 10 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

- 2. Bank address specification
- 3. Only the RASL pin is asserted because the A25 pin specified the bank address. RASU is not asserted.



Table 8.10 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (3)

BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_		
11 (32 bits)	10 (13 bits)	01 (9 bits)	_		
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function	
A17	A26	A17		Unused	
A16	A25* <sup>2</sup> * <sup>3</sup>	A25* <sup>2</sup> * <sup>3</sup>	A14 (BA1)	Specifies bank	
A15	A24* <sup>2</sup>	A24* <sup>2</sup>	A13 (BA0)		
A14	A23	A14	A12	Address	
A13	A22	A13	A11		
A12	A21	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge	
A11	A20	A11	A9	Address	
A10	A19	A10	A8		
A9	A18	A9	A7		
A8	A17	A8	A6		
A7	A16	A7	A5		
A6	A15	A6	A4		
A5	A14	A5	A3		
A4	A13	A4	A2		
A3	A12	A3	A1		
A2	A11	A2	A0		
A1	A10	A1		Unused	
A0	A9	A0	_		

512-Mbit product (4 Mwords  $\times$  32 bits  $\times$  4 banks, column 9 bits product): 1

256-Mbit product (4 Mwords × 16 bits × 4 banks, column 9 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

- 2. Bank address specification
- 3. Only the  $\overline{RASL}$  pin is asserted because the A 25 pin specified the bank address.  $\overline{RASU}$  is not asserted.



Table 8.11 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address **Multiplex Output (4)-1** 

A2/3	
Output Pin of This LSI         Row Address Output Cycle         Column Address Output Cycle         SDRAM Pin         Function           A17         A25         A17         Unused           A16         A24         A16           A15         A23         A15           A14         A22         A14	
This LSI         Output Cycle         Output Cycle         SDRAM Pin         Function           A17         A25         A17         Unused           A16         A24         A16           A15         A23         A15           A14         A22         A14	
A16       A24       A16         A15       A23       A15         A14       A22       A14	
A15     A23     A15       A14     A22     A14	
A14 A22 A14	
A13 A21*2 A21*2 A12 (BA1) Specifies ban	
	(
A12 A20* <sup>2</sup> A20* <sup>2</sup> A11 (BA0)	
A11 A19 L/H* <sup>1</sup> A10/AP Specifies address/prech	arge
A10 A18 A10 A9 Address	
A9 A17 A9 A8	
A8 A16 A8 A7	
A7 A15 A7 A6	
A6 A14 A6 A5	
A5 A13 A5 A4	
A4 A12 A4 A3	
A3 A11 A3 A2	

**A2** 

Α1

Α0

A10

Α9

8A

16-Mbit product (512 Kwords  $\times$  16 bits  $\times$  2 banks, column 8 bits product): 1

A2

Α1

Α0

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

Α1

Α0

Unused

2. Bank address specification



Table 8.11 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (4)-2

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 bits)	01 (12 bits)	00 (8 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A25	A17		Unused
A16	A24	A16	_	
A15	A23	A15	_	
A14	A22*2	A22* <sup>2</sup>	A13 (BA1)	Specifies bank
A13	A21*2	A21* <sup>2</sup>	A12 (BA0)	
A12	A20	A12	A11	Address
A11	A19	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge
A10	A18	A10	A9	Address
A9	A17	A9	A8	
A8	A16	A8	A7	
A7	A15	A7	A6	
A6	A14	A6	A5	
A5	A13	A5	A4	
A4	A12	A4	A3	
A3	A11	A3	A2	
A2	A10	A2	A1	

Α9

**8**A

Α1

Α0

64-Mbit product (1 Mword × 16 bits × 4 banks, column 8 bits product): 1

Α1

Α0

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the access mode.

Α0

2. Bank address specification



Unused

Table 8.12 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address **Multiplex Output (5)-1** 

	Setti	ng	
	A2/3	A2/3	
BSZ	ROW	COL	
[1:0]	[1:0]	[1:0]	

[1:0]	[1:0]	[1:0]		
10 (16 bits)	01 (12 bits)	01 (9 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A26	A17		Unused
A16	A25	A16		
A15	A24	A15		
A14	A23*2	A23*2	A13 (BA1)	Specifies bank
A13	A22*2	A22*2	A12 (BA0)	
A12	A21	A12	A11	Address
A11	A20	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge
A10	A19	A10	A9	Address
A9	A18	A9	A8	
A8	A17	A8	A7	
A7	A16	A7	A6	
A6	A15	A6	A5	
A5	A14	A5	A4	
A4	A13	A4	A3	
A3	A12	A3	A2	
A2	A11	A2	A1	

A10

Α9

Α1

Α0

128-Mbit product (2 Mwords  $\times$  16 bits  $\times$  4 banks, column 9 bits product): 1

Α1

Α0

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

Α0

Unused

2. Bank address specification

Table 8.12 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (5)-2

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]	_	
10 (16 bits)	01 (12 bits)	10 (10 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A27	A17		Unused
A16	A26	A16	_	
A15	A25	A15	_	
A14	A24*2	A24*2	A13 (BA1)	Specifies bank
A13	A23* <sup>2</sup>	A23* <sup>2</sup>	A12 (BA0)	<del></del>
A12	A22	A12	A11	Address
A11	A21	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge
A10	A20	A10	A9	Address
A9	A19	A9	A8	
A8	A18	A8	A7	<del></del>
A7	A17	A7	A6	<del></del>
A6	A16	A6	A5	<del></del>
A5	A15	A5	A4	<del></del>
A4	A14	A4	A3	
A3	A13	A3	A2	
A2	A12	A2	A1	

A11

A10

Α1

Α0

256-Mbit product (4 Mwords × 16 bits × 4 banks, column 10 bits product): 1

Α1

Α0

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

Α0

2. Bank address specification



Unused

Table 8.13 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address **Multiplex Output (6)-1** 

•
---

BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]		
10 (16 bits)	10 (13 bits)	01 (9 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A26	A17		Unused
A16	A25	A16	_	
A15	A24* <sup>2</sup>	A24* <sup>2</sup>	A14 (BA1)	Specifies bank
A14	A23*2	A23*2	A13 (BA0)	
A13	A22	A13	A12	Address
A12	A21	A12	A11	
A11	A20	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge
A10	A19	A10	A9	Address
A9	A18	A9	A8	
A8	A17	A8	A7	
A7	A16	A7	A6	
A6	A15	A6	A5	
A5	A14	A5	A4	
A4	A13	A4	A3	
A3	A12	A3	A2	
A2	A11	A2	A1	
A1	A10	A1	A0	
A0	A9	A0		Unused

256-Mbit product (4 Mwords  $\times$  16 bits  $\times$  4 banks, column 9 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

- 2. Bank address specification
- 3. Only the RASL pin is asserted because the A25 pin specified the bank address. RASU is not asserted.

Table 8.13 Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and Address Multiplex Output (6)-2

Setting
---------

BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]		
10 (16 bits)	10 (13 bits)	10 (10 bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	SDRAM Pin	Function
A17	A27	A17		Unused
A16	A26	A16	_	
A15	A25* <sup>2</sup> * <sup>3</sup>	A25* <sup>2</sup> * <sup>3</sup>	A14 (BA1)	Specifies bank
A14	A24*2	A24* <sup>2</sup>	A13 (BA0)	
A13	A23	A13	A12	Address
A12	A22	A12	A11	
A11	A21	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge
A10	A20	A10	A9	Address
A9	A19	A9	A8	
A8	A18	A8	A7	
A7	A17	A7	A6	
A6	A16	A6	A5	
A5	A15	A5	A4	
A4	A14	A4	A3	<del></del>
A3	A13	A3	A2	
A2	A12	A2	A1	
A1	A11	A1	A0	<del></del>
A0	A10	A0		Unused

512-Mbit product (8 Mwords × 16 bits × 4 banks, column 10 bits product): 1

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

- 2. Bank address specification
- 3. Only the RASL pin is asserted because the A25 pin specified the bank address. RASU is not asserted.



#### (3) Burst Read

A burst read occurs in the following cases with this LSI.

- Access size in reading is larger than data bus width.
- 16-byte transfer in cache miss.
- 16-byte transfer in DMAC

This LSI always accesses the SDRAM with burst length 1. For example, read access of burst length 1 is performed consecutively 4 times to read 16-byte continuous data from the SDRAM that is connected to a 32-bit data bus. This access is called the burst read with the burst number 4. Table 8.14 shows the relationship between the access size and the number of bursts.

**Table 8.14 Relationship between Access Size and Number of Bursts** 

Bus Width	Access Size	Number of Bursts
16 bits	8 bits	1
	16 bits	1
	32 bits	2
	16 bits	8
32 bits	8 bits	1
	16 bits	1
	32 bits	1
	16 bits	4

Figures 8.18 and 8.19 show a timing chart in burst read. In burst read, an ACTV command is output in the Tr cycle, the READ command is issued in the Tc1, Tc2, and Tc3 cycles, the READA command is issued in the Tc4 cycle, and the read data is received at the rising edge of the external clock (CKIO) in the Td1 to Td4 cycles. The Tap cycle is used to wait for the completion of an auto-precharge induced by the READA command in the SDRAM. In the Tap cycle, a new command will not be issued to the same bank. However, access to another CS space or another bank in the same SDRAM space is enabled. The number of Tap cycles is specified by the WTRP1 and WTRP0 bits in CS3WCR.

In this LSI, wait cycles can be inserted by specifying each bit in CS3WCR to connect the SDRAM in variable frequencies. Figure 8.19 shows an example in which wait cycles are inserted. The number of cycles from the Tr cycle where the ACTV command is output to the Tc1 cycle where the READ command is output can be specified using the WTRCD1 and WTRCD0 bits in CS3WCR. If the WTRCD1 and WTRCD0 bits specify one cycles or more, a Trw cycle where the NOT command is issued is inserted between the Tr cycle and Tc1 cycle. The number of cycles from the Tc1 cycle where the READ command is output to the Td1 cycle where the read data is latched can be specified for the CS2 and CS3 spaces independently, using the A2CL1 and A2CL0 bits in CS2WCR or the A3CL1 and A3CL0 bits in CS3WCR and WTRCD0 bit in CS3WCR. The number of cycles from Tc1 to Td1 corresponds to the SDRAM CAS latency. The CAS latency for the SDRAM is normally defined as up to three cycles. However, the CAS latency in this LSI can be specified as 1 to 4 cycles. This CAS latency can be achieved by connecting a latch circuit between this LSI and the SDRAM.

A Tde cycle is an idle cycle required to transfer the read data into this LSI and occurs once for every burst read or every single read.




Figure 8.18 Burst Read Basic Timing (CAS Latency 1, Auto Pre-Charge)




Figure 8.19 Burst Read Wait Specification Timing (CAS Latency 2, WTRCD[1:0] = 1 Cycle, Auto Pre-Charge)

## (4) Single Read

A read access ends in one cycle when data exists in a cache-disabled space and the data bus width is larger than or equal to the access size. As the SDRAM is set to the burst read with the burst length 1, only the required data is output. A read access that ends in one cycle is called single read.

Figure 8.20 shows the single read basic timing.




Figure 8.20 Basic Timing for Single Read (CAS Latency 1, Auto Pre-Charge)

#### (5) Burst Write

A burst write occurs in the following cases in this LSI.

- Access size in writing is larger than data bus width.
- Write-back of the cache
- 16-byte transfer in DMAC

This LSI always accesses SDRAM with burst length 1. For example, write access of burst length 1 is performed continuously 4 times to write 16-byte continuous data to the SDRAM that is connected to a 32-bit data bus. This access is called burst write with the burst number 4.

The relationship between the access size and the number of bursts is shown in table 8.14.

Figure 8.21 shows a timing chart for burst writes. In burst write, an ACTV command is output in the Tr cycle, the WRIT command is issued in the Tc1, Tc2, and Tc3 cycles, and the WRITA command is issued to execute an auto-precharge in the Tc4 cycle. In the write cycle, the write data is output simultaneously with the write command. After the write command with the auto-precharge is output, the Trw1 cycle that waits for the auto-precharge initiation is followed by the Tap cycle that waits for completion of the auto-precharge induced by the WRITA command in the SDRAM. Between the Trwl and the Tap cycle, a new command will not be issued to the same bank. However, access to another CS space or another bank in the same SDRAM space is enabled. The number of Trw1 cycles is specified by the TRWL1 and TRWL0 bits in CS3WCR. The number of Tap cycles is specified by the WTRP1 and WTRP0 bits in CS3WCR.




Figure 8.21 Basic Timing for Burst Write (Auto Pre-Charge)

# (6) Single Write

A write access ends in one cycle when data is written in a cache-disabled space and the data bus width is larger than or equal to access size. As a single write or burst write with burst length 1 is set in SDRAM, only the required data is output. The write access that ends in one cycle is called single write. Figure 8.22 shows the single write basic timing.




Figure 8.22 Single Write Basic Timing (Auto-Precharge)

#### (7) Bank Active

The SDRAM bank function can be used to support high-speed access to the same row address. When the BACTV bit in SDCR is 1, access is performed using commands without auto-precharge (READ or WRIT). This function is called bank-active function. This function is valid only for either the upper or lower bits of area 3. When area 3 is set to bank-active mode, area 2 should be set to normal space or SRAM with byte selection. When areas 2 and 3 are both set to SDRAM or both the upper and lower bits of area 3 are connected to SDRAM, auto precharge mode must be set.

When the bank-active function is used, precharging is not performed when the access ends. When accessing the same row address in the same bank, it is possible to issue the READ or WRIT command immediately, without issuing an ACTV command. As SDRAM is internally divided into several banks, it is possible to activate one row address in each bank. If the next access is to a different row address, a PRE command is first issued to precharge the relevant bank, then when precharging is completed, the access is performed by issuing an ACTV command followed by a READ or WRIT command. If this is followed by an access to a different row address, the access time will be longer because of the precharging performed after the access request is issued. The number of cycles between issuance of the PRE command and the ACTV command is determined by the WTRP1 and WTPR0 bits in CS3WCR.

In a write, when an auto-precharge is performed, a command cannot be issued to the same bank for a period of Trwl + Tap cycles after issuance of the WRITA command. When bank active mode is used, READ or WRIT commands can be issued successively if the row address is the same. The number of cycles can thus be reduced by Trwl + Tap cycles for each write.

There is a limit on tRAS, the time for placing each bank in the active state. If there is no guarantee that there will not be a cache hit and another row address will be accessed within the period in which this value is maintained by program execution, it is necessary to set auto-refresh and set the refresh cycle to no more than the maximum value of tRAS.

A burst read cycle without auto-precharge is shown in figure 8.23, a burst read cycle for the same row address in figure 8.24, and a burst read cycle for different row addresses in figure 8.25. Similarly, a burst write cycle without auto-precharge is shown in figure 8.26, a burst write cycle for the same row address in figure 8.27, and a burst write cycle for different row addresses in figure 8.28.

In figure 8.24, a Thop cycle in which no operation is performed is inserted before the Tc cycle that issues the READ command. The Thop cycle is inserted to acquire two cycles of CAS latency for the DQMxx signal that specifies the read byte in the data read from the SDRAM. If the CAS



latency is specified as two cycles or more, the Tnop cycle is not inserted because the two cycles of latency can be acquired even if the DQMxx signal is asserted after the Tc cycle.

When bank active mode is set, if only access cycles to the respective banks in the area 3 space are considered, as long as access cycles to the same row address continue, the operation starts with the cycle in figure 8.23 or 8.26, followed by repetition of the cycle in figure 8.24 or 8.27. An access to a different area during this time has no effect. If there is an access to a different row address in the bank active state, after this is detected the bus cycle in figure 8.24 or 8.27 is executed instead of that in figure 8.25 or 8.28. In bank active mode, too, all banks become inactive after a refresh cycle or after the bus is released as the result of bus arbitration.




Figure 8.23 Burst Read Timing (Bank Active, Different Bank, CAS Latency 1)




Figure 8.24 Burst Read Timing (Bank Active, Same Row Addresses in the Same Bank, CAS Latency 1)




Figure 8.25 Burst Read Timing (Bank Active, Different Row Addresses in the Same Bank, CAS Latency 1)




Figure 8.26 Single Write Timing (Bank Active, Different Bank)




Figure 8.27 Single Write Timing (Bank Active, Same Row Addresses in the Same Bank)




Figure 8.28 Single Write Timing (Bank Active, Different Row Addresses in the Same Bank)

## (8) Refreshing

This LSI has a function for controlling SDRAM refreshing. Auto-refreshing can be performed by clearing the RMODE bit to 0 and setting the RFSH bit to 1 in SDCR. A continuous refreshing can be performed by setting the RRC2 to RRC0 bits in RTCSR. If SDRAM is not accessed for a long period, self-refresh mode, in which the power consumption for data retention is low, can be activated by setting both the RMODE bit and the RFSH bit to 1.

## (a) Auto-refreshing

Refreshing is performed at intervals determined by the input clock selected by bits CKS2 to CKS0 in RTCSR, and the value set by in RTCOR. The value of bits CKS2 to CKS0 in RTCOR should be set so as to satisfy the refresh interval stipulation for the SDRAM used. First make the settings for RTCOR, RTCNT, and the RMODE and RFSH bits in SDCR, then make the CKS2 to CKS0 and RRC2 to RRC0 settings. When the clock is selected by bits CKS2 to CKS0, RTCNT starts counting up from the value at that time. The RTCNT value is constantly compared with the RTCOR value, and if the two values are the same, a refresh request is generated and an autorefresh is performed for the number of times specified by the RRC2 to RRC0. At the same time, RTCNT is cleared to zero and the count-up is restarted.

Figure 8.29 shows the auto-refresh cycle timing. After starting, the auto refreshing, PALL command is issued in the Tp cycle to make all the banks to pre-charged state from active state when some bank is being pre-charged. Then REF command is issued in the Trr cycle after inserting idle cycles of which number is specified by the WTRP1 and WTRP0 bits in CS3WCR. A new command is not issued for the duration of the number of cycles specified by the WTRC1 and WTRC0 bits in CS3WCR after the Trr cycle. The WTRC1 and WTRC0 bits must be set so as to satisfy the SDRAM refreshing cycle time stipulation (tRC). An idle cycle is inserted between the Tp cycle and Trr cycle when the setting value of the WTRP1 and WTRP0 bits in CS3WCR is longer than or equal to 1 cycle.




Figure 8.29 Auto-Refresh Timing

## (b) Self-refreshing

Self-refresh mode in which the refresh timing and refresh addresses are generated within the SDRAM. Self-refreshing is activated by setting both the RMODE bit and the RFSH bit in SDCR to 1. After starting the self-refreshing, PALL command is issued in Tp cycle after the completion of the pre-charging bank. A SELF command is then issued after inserting idle cycles of which number is specified by the WTRP1 and WTRP0 bits in CS3WSR. SDRAM cannot be accessed while in the self-refresh state. Self-refresh mode is cleared by clearing the RMODE bit to 0. After self-refresh mode has been cleared, command issuance is disabled for the number of cycles specified by the WTRC1 and WTRC0 bits in CS3WCR.

Self-refresh timing is shown in figure 8.30. Settings must be made so that self-refresh clearing and data retention are performed correctly, and auto-refreshing is performed at the correct intervals. When self-refreshing is activated from the state in which auto-refreshing is set, or when exiting standby mode other than through a power-on reset, auto-refreshing is restarted if the RFSH bit is set to 1 and the RMODE bit is cleared to 0 when self-refresh mode is cleared. If the transition from clearing of self-refresh mode to the start of auto-refreshing takes time, this time should be taken into consideration when setting the initial value of RTCNT. Making the RTCNT value 1 less than the RTCOR value will enable refreshing to be started immediately.

After self-refreshing has been set, the self-refresh state continues even if the chip standby state is entered using the LSI standby function, and is maintained even after recovery from standby mode due to an interrupt. Note that the necessary signals such as CKE must be driven even in standby state by setting the HIZCNT bit in CMNCR to 1.

The self-refresh state is not cleared by a manual reset. In case of a power-on reset, the bus state controller's registers are initialized, and therefore the self-refresh state is cleared.






Figure 8.30 Self-Refresh Timing

## (9) Relationship between Refresh Requests and Bus Cycles

If a refresh request occurs during bus cycle execution, the refresh cycle must wait for the bus cycle to be completed. If a refresh request occurs while the bus is released by the bus arbitration function, the refresh will not be executed until the bus mastership is acquired. This LSI has the REFOUT pin to request the bus while waiting for refresh execution. For REFOUT pin function selection, see section 19, Pin Function Controller (PFC). This LSI continues to assert REFOUT (low level) until the bus is acquired.

On receiving the asserted  $\overline{REFOUT}$  signal, the external device must negate the  $\overline{BREQ}$  signal and return the bus. If the external bus does not return the bus for a period longer than the specified refresh interval, refresh cannot be executed and the SDRAM contents may be lost.

If a new refresh request occurs while waiting for the previous refresh request, the previous refresh request is deleted. To refresh correctly, a bus cycle longer than the refresh interval or the bus mastership occupation must be prevented from occurring.

If a bus mastership is requested during self-refresh, the bus will not be released until the refresh is completed.

#### (10) Low-Frequency Mode

When the SLOW bit in SDCR is set to 1, output of commands, addresses, and write data, and fetch of read data are performed at a timing suitable for operating SDRAM at a low frequency.

Figure 8.31 shows the access timing in low-frequency mode. In this mode, commands, addresses, and write data are output in synchronization with the falling edge of CKIO, which is half a cycle delayed than the normal timing. Read data is fetched at the rising edge of CKIO, which is half a cycle faster than the normal timing. This timing allows the hold time of commands, addresses, write data, and read data to be extended.

If SDRAM is operated at a high frequency with the SLOW bit set to 1, the setup time of commands, addresses, write data, and read data are not guaranteed. Take the operating frequency and timing design into consideration when making the SLOW bit setting.




Figure 8.31 Low-Frequency Mode Access Timing

#### (11) Power-Down Mode

If the PDOWN bit in SDCR is set to 1, the SDRAM is placed in power-down mode by bringing the CKE signal to the low level in the non-access cycle. This power-down mode can effectively lower the power consumption in the non-access cycle. However, please note that if an access occurs in power-down mode, a cycle of overhead occurs because a cycle is needed to assert the CKE in order to cancel the power-down mode.

Figure 8.32 shows the access timing in power-down mode.




Figure 8.32 Power-Down Mode Access Timing

REJ09B0191-0200

## (12) Power-On Sequence

In order to use SDRAM, mode setting must first be made for SDRAM after waiting for 100 µs or a longer period after powering on. This 100-µs or longer period should be obtained by a power-on reset generating circuit or software.

To perform SDRAM initialization correctly, the bus state controller registers must first be set, followed by a write to the SDRAM mode register. In SDRAM mode register setting, the address signal value at that time is latched by a combination of the  $\overline{CSn}$ ,  $\overline{RASU}$ ,  $\overline{RASL}$ ,  $\overline{CASU}$ ,  $\overline{CASL}$ , and  $\overline{RD/WR}$  signals. If the value to be set is X, the bus state controller provides for value X to be written to the SDRAM mode register by performing a write to address H'FFFC4000 + X for area 2 SDRAM, and to address H'FFFC5000 + X for area 3 SDRAM. In this operation the data is ignored, but the mode write is performed as a byte-size access. To set burst read/single write, CAS latency 2 to 3, wrap type = sequential, and burst length 1 supported by the LSI, arbitrary data is written in a byte-size access to the addresses shown in table 8.15. In this time 0 is output at the external address pins of A12 or later.

Table 8.15 Access Address in SDRAM Mode Register Write

Setting for Area 2
 Burst read/single write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Address Pin
16 bits	2	H'FFFC4440	H'0000440
	3	H'FFFC4460	H'0000460
32 bits	2	H'FFFC4880	H'0000880
	3	H'FFFC48C0	H'00008C0

Burst read/burst write (burst length 1):

CAS Latency	Access Address	External Address Pin
2	H'FFFC4040	H'0000040
3	H'FFFC4060	H'0000060
2	H'FFFC4080	H'0000080
3	H'FFFC40C0	H'00000C0
	2 3 2	2 H'FFFC4040 3 H'FFFC4060 2 H'FFFC4080

Setting for Area 3
 Burst read/single write (burst length 1):

Data Bus Width	CAS Latency	Access Address	<b>External Address Pin</b>
16 bits	2	H'FFFC5440	H'0000440
	3	H'FFFC5460	H'0000460
32 bits	2	H'FFFC5880	H'0000880
	3	H'FFFC58C0	H'00008C0

Burst read/burst write (burst length 1):

Data Bus Width	CAS Latency	Access Address	<b>External Address Pin</b>
16 bits	2	H'FFFC5040	H'0000040
	3	H'FFFC5060	H'0000060
32 bits	2	H'FFFC5080	H'0000080
	3	H'FFFC50C0	H'00000C0

Mode register setting timing is shown in figure 8.33. A PALL command (all bank pre-charge command) is firstly issued. A REF command (auto refresh command) is then issued 8 times. An MRS command (mode register write command) is finally issued. Idle cycles, of which number is specified by the WTRP1 and WTRP0 bits in CS3WCR, are inserted between the PALL and the first REF. Idle cycles, of which number is specified by the WTRC1 and WTRC0 bits in CS3WCR, are inserted between REF and REF, and between the 8th REF and MRS. Idle cycles, of which number is one or more, are inserted between the MRS and a command to be issued next.

It is necessary to keep idle time of certain cycles for SDRAM before issuing PALL command after power-on. Refer to the manual of the SDRAM for the idle time to be needed. When the pulse width of the reset signal is longer than the idle time, mode register setting can be started immediately after the reset, but care should be taken when the pulse width of the reset signal is shorter than the idle time.




Figure 8.33 SDRAM Mode Write Timing (Based on JEDEC)

#### (13) Low-Power SDRAM

The low-power SDRAM can be accessed using the same protocol as the normal SDRAM.

The differences between the low-power SDRAM and normal SDRAM are that partial refresh takes place that puts only a part of the SDRAM in the self-refresh state during the self-refresh function, and that power consumption is low during refresh under user conditions such as the operating temperature. The partial refresh is effective in systems in which there is data in a work area other than the specific area can be lost without severe repercussions.

The low-power SDRAM supports the extension mode register (EMRS) in addition to the mode registers as the normal SDRAM. This LSI supports issuing of the EMRS command.

The EMRS command is issued according to the conditions specified in table below. For example, if data H'0YYYYYYY is written to address H'FFFC5XX0 in longword, the commands are issued to the CS3 space in the following sequence: PALL -> REF × 8 -> MRS -> EMRS. In this case, the MRS and EMRS issue addresses are H'0000XX0 and H'YYYYYYYY, respectively. If data H'1YYYYYYYY is written to address H'FFFC5XX0 in longword, the commands are issued to the CS3 space in the following sequence: PALL -> MRS -> EMRS.

Table 8.16 Output Addresses when EMRS Command Is Issued

Command to be Issued	Access Address	Access Data	Write Access Size	MRS Command Issue Address	EMRS Command Issue Address
CS2 MRS	H'FFFC4XX0	H'******	16 bits	H'0000XX0	_
CS3 MRS	H'FFFC5XX0	H'*****	16 bits	H'0000XX0	_
CS2 MRS + EMRS	H'FFFC4XX0	H'0YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(with refresh)					
CS3 MRS + EMRS	H'FFFC5XX0	H'0YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(with refresh)					
CS2 MRS + EMRS	H'FFFC4XX0	H'1YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(without refresh)					
CS3 MRS + EMRS	H'FFFC5XX0	H'1YYYYYYY	32 bits	H'0000XX0	H'YYYYYYY
(without refresh)					




Figure 8.34 EMRS Command Issue Timing

## • Deep power-down mode

The low-power SDRAM supports the deep power-down mode as a low-power consumption mode. In the partial self-refresh function, self-refresh is performed on a specific area. In the deep power-down mode, self-refresh will not be performed on any memory area. This mode is effective in systems where all of the system memory areas are used as work areas.

If the RMODE bit in the SDCR is set to 1 while the DEEP and RFSH bits in the SDCR are set to 1, the low-power SDRAM enters the deep power-down mode. If the RMODE bit is cleared to 0, the CKE signal is pulled high to cancel the deep power-down mode. Before executing an access after returning from the deep power-down mode, the power-up sequence must be re-executed.




Figure 8.35 Deep Power-Down Mode Transition Timing

## 8.5.7 Burst ROM (Clocked Asynchronous) Interface

The burst ROM (clocked asynchronous) interface is used to access a memory with a high-speed read function using a method of address switching called the burst mode or page mode. In a burst ROM (clocked asynchronous) interface, basically the same access as the normal space is performed, but the 2nd and subsequent access cycles are performed only by changing the address, without negating the  $\overline{\text{RD}}$  signal at the end of the 1st cycle. In the 2nd and subsequent access cycles, addresses are changed at the falling edge of the CKIO.

For the 1st access cycle, the number of wait cycles specified by the W3 to W0 bits in CSnWCR is inserted. For the 2nd and subsequent access cycles, the number of wait cycles specified by the W1 to W0 bits in CSnWCR is inserted.

In the access to the burst ROM (clocked asynchronous), the  $\overline{BS}$  signal is asserted only to the first access cycle. An external wait input is valid only to the first access cycle.

In the single access or write access that does not perform the burst operation in the burst ROM (clocked asynchronous) interface, access timing is same as a normal space. In addition, there are some restrictions on 16-byte write access. For details, see section 8.6, Usage Notes.

Table 8.17 lists a relationship between bus width, access size, and the number of bursts. Figure 8.36 shows a timing chart.

Table 8.17 Relationship between Bus Width, Access Size, and Number of Bursts

<b>Bus Width</b>	Access Size	CSnWCR. BST[1:0] Bits	Number of Bursts	Access Count
8 bits	8 bits	Not affected	1	1
	16 bits	Not affected	2	1
	32 bits	Not affected	4	1
	16 bytes	00	16	1
		01	4	4
16 bits	8 bits	Not affected	1	1
	16 bits	Not affected	1	1
	32 bits	Not affected	2	1
	16 bytes	00	8	1
		01	2	4
		10*	4	2
			2, 4, 2	3

<b>Bus Width</b>	Access Size	CSnWCR. BST[1:0] Bits	Number of Bursts	Access Count
32 bits	8 bits	Not affected	1	1
	16 bits	Not affected	1	1
	32 bits	Not affected	1	1
	16 bytes	Not affected	4	1

Note: \* When the bus width is 16 bits, the access size is 16 bits, and the BST[1:0] bits in CSnWCR are 10, the number of bursts and access count depend on the access start address. At address H'xxx0 or H'xxx8, 4-4 burst access is performed. At address H'xxx4 or H'xxxC, 2-4-2 burst access is performed.




Figure 8.36 Burst ROM Access Timing (Clocked Asynchronous)
(Bus Width = 32 Bits, 16-Byte Transfer (Number of Burst 4), Wait Cycles Inserted in First Access = 2, Wait Cycles Inserted in Second and Subsequent Access Cycles = 1)

#### 8.5.8 **SRAM Interface with Byte Selection**

The SRAM interface with byte selection is for access to an SRAM which has a byte-selection pin (WEn). This interface has 16-bit data pins and accesses SRAMs having upper and lower byte selection pins, such as UB and LB.

When the BAS bit in CSnWCR is cleared to 0 (initial value), the write access timing of the SRAM interface with byte selection is the same as that for the normal space interface. While in read access of a byte-selection SRAM interface, the byte-selection signal is output from the WEn pin, which is different from that for the normal space interface. The basic access timing is shown in figure 8.37. In write access, data is written to the memory according to the timing of the byteselection pin (WEn). For details, please refer to the Data Sheet for the corresponding memory.

If the BAS bit in CSnWCR is set to 1, the WEn pin and RD/WR pin timings change. Figure 8.38 shows the basic access timing. In write access, data is written to the memory according to the timing of the write enable pin (RD/WR). The data hold timing from RD/WR negation to data write must be acquired by setting the HW1 and HW0 bits in CSnWCR. Figure 8.39 shows the access timing when a software wait is specified.




Figure 8.37 Basic Access Timing for SRAM with Byte Selection (BAS = 0)




Figure 8.38 Basic Access Timing for SRAM with Byte Selection (BAS = 1)




Figure 8.39 Wait Timing for SRAM with Byte Selection (BAS = 1) (SW[1:0]=01, WR[3:0]=0001, HW[1:0]=01)




Figure 8.40 Example of Connection with 32-Bit Data-Width SRAM with Byte Selection




Figure 8.41 Example of Connection with 16-Bit Data-Width SRAM with Byte Selection


#### **8.5.9 PCMCIA Interface**

With this LSI, areas 5 and 6 can be used for the IC memory card and I/O card interface defined in the JEIDA specifications version 4.2 (PCMCIA2.1 Rev. 2.1) by specifying bits TYPE[2:0] in CSnBCR (n = 5 and 6) to B'101. In addition, the bits SA[1:0] in CSnWCR (n = 5 and 6) assign the upper or lower 32 Mbytes of each area to IC memory card or I/O card interface. For example, if the bits SA1 and SA0 in CS5WCR are set to 1 and cleared to 0, respectively, the upper 32 Mbytes of area 5 are used for IC memory card interface and the lower 32 Mbytes are used for I/O card interface.

When the PCMCIA interface is used, the bus size must be specified as 8 bits or 16 bits using the bits BSZ[1:0] in CS5BCR or CS6BCR.

Figure 8.42 shows an example of connection between this LSI and a PCMCIA card. To enable hot swapping (insertion and removal of the PCMCIA card with the system power turned on), tri-state buffers must be connected between the LSI and the PCMCIA card.

In the JEIDA and PCMCIA standards, operation in big endian mode is not clearly defined. Consequently, the provided PCMCIA interface in big endian mode is available only for this LSI.



**Figure 8.42 Example of PCMCIA Interface Connection** 

## (1) Basic Timing for Memory Card Interface

Figure 8.43 shows the basic timing of the PCMCIA IC memory card interface. When areas 5 and 6 are specified as the PCMCIA interface, the bus is accessed with the IC memory card interface according to the SA[1:0] bit settings in CS5WCR and CS6WCR. If the external bus frequency (CKIO) increases, the setup times and hold times for the address pins (A25 to A0), card enable signals (CE1A, CE2A, CE1B, CE2B), and write data (D15 to D0) to the RD and WE signals become insufficient. To prevent this error, this LSI enables the setup times and hold times for areas 5 and 6 to be specified independently, using CS5WCR and CS6WCR. In the PCMCIA interface, as in the normal space interface, a software wait or hardware wait using the WAIT pin can be inserted. Figure 8.44 shows the PCMCIA memory bus wait timing.




Figure 8.43 Basic Access Timing for PCMCIA Memory Card Interface




Figure 8.44 Wait Timing for PCMCIA Memory Card Interface (TED[3:0] = B'0010, PCW[3:0] = B'0000, TEH[3:0] = B'0001, Hardware Wait = 1)

A port is used to generate the  $\overline{REG}$  signal that switches between the common memory and attribute memory. As shown in the example in figure 8.46, when the total memory space necessary for the common memory and attribute memory is 32 Mbytes or less, pin A24 can be used as the  $\overline{REG}$  signal to allocate a 16-Mbyte common memory space and a 16-Mbyte attribute memory space.




Figure 8.45 Example of PCMCIA Space Allocation (CS5WCR.SA[1:0] = B'10, CS6WCR.SA[1:0] = B'10)

## (2) Basic Timing for I/O Card Interface

Figures 8.46 and 8.47 show the basic timings for the PCMCIA I/O card interface.

When accessing an I/O card with the PCMCIA interface, be sure to access the cache-disabled spaces.

The I/O card and IC memory card interfaces are switched by an address to be accessed according to the SA[1:0] bit settings in CS5WCR and CS6WCR.

Note that the bus width cannot be switched dynamically with the  $\overline{\text{IOIS16}}$  signal, which is output from an I/O card. The bus width must always be switched by modifying the CS5BCR or CS6BCR setting. In addition, there are some restrictions on the bus width of the I/O card interface. For details, see section 8.6, Usage Notes.




Figure 8.46 Basic Access Timing for PCMCIA I/O Card Interface




Figure 8.47 Wait Timing for PCMCIA I/O Card Interface (TED[3:0] = B'0010, PCW[3:0] = B'0000, TEH[3:0] = B'0001, Hardware Wait = 1)

#### 8.5.10 Burst MPX-I/O Interface

Figure 8.48 shows an example of a connection between the LSI and the burst MPX device. Figures 8.49 to 8.52 show the burst MPX space access timings.

Area 6 can be specified as the address/data multiplex I/O (MPX-I/O) interface using the TYPE2 to TYPE0 bits in CS6BCR. This MPX-I/O interface enables the LSI to be easily connected to an external memory controller chip that uses an address/data multiplexed 32-bit single bus. In this case, the address and the access size for the MPX-I/O interface are output to D25 to D0 and D31 to D29, respectively, in address cycles. For the access sizes of D31 to D29, see the description of CS6WCR for the burst MPX-I/O in section 8.4.3, CSn Space Wait Control Register (CSnWCR) (n = 0 to 8), Burst MPX-I/O.

Address pins A25 to A0 are used to output normal addresses.

In the burst MPX-I/O interface, the bus size is fixed at 32 bits. The BSZ1 and BSZ0 bits in CS6BCR must be specified as 32 bits. In the burst MPX-I/O interface, a software wait and hardware wait using the  $\overline{WAIT}$  pin can be inserted.

In read cycles, a wait cycle is inserted automatically following the address output even if the software wait insertion is specified as 0.




Figure 8.48 Burst MPX Device Connection Example




Figure 8.49 Burst MPX Space Access Timing (Single Read, No Wait, or Software Wait 1)




Figure 8.50 Burst MPX Space Access Timing (Single Write, Software Wait 1, Hardware Wait 1)




Figure 8.51 Burst MPX Space Access Timing (Burst Read, No Wait, or Software Wait 1, CS6WCR.MPXMD = 0)




Figure 8.52 Burst MPX Space Access Timing (Burst Write, No Wait, CS6WCR.MPXMD = 0)

## 8.5.11 Burst ROM (Clocked Synchronous) Interface

The burst ROM (clocked synchronous) interface is supported to access a ROM with a synchronous burst function at high speed. The burst ROM interface accesses the burst ROM in the same way as a normal space. This interface is valid only for area 0.

In the first access cycle, wait cycles are inserted. In this case, the number of wait cycles to be inserted is specified by the W3 to W0 bits in CS0WCR. In the second and subsequent cycles, the number of wait cycles to be inserted is specified by the BW1 and BW0 bits in CS0WCR.

While the burst ROM (clocked synchronous) is accessed, the  $\overline{BS}$  signal is asserted only for the first access cycle and an external wait input is also valid for the first access cycle.

If the bus width is 16 bits, the burst length must be specified as 8. If the bus width is 32 bits, the burst length must be specified as 4. The burst ROM interface does not support the 8-bit bus width for the burst ROM.

The burst ROM interface performs burst operations for all read access. For example, in a longword access over a 16-bit bus, valid 16-bit data is read two times and invalid 16-bit data is read six times. These invalid data read cycles increase the memory access time and degrade the program execution speed and DMA transfer speed. To prevent this problem, it is recommended using a 16-byte read by cache fill in the cache-enabled spaces or 16-byte read by the DMA. The burst ROM interface performs write access in the same way as normal space access.




Figure 8.53 Burst ROM Access Timing (Clocked Synchronous)
(Burst Length = 8, Wait Cycles Inserted in First Access = 2,
Wait Cycles Inserted in Second and Subsequent Access Cycles = 1)

### 8.5.12 Wait between Access Cycles

As the operating frequency of LSIs becomes higher, the off-operation of the data buffer often collides with the next data access when the read operation from devices with slow access speed is completed. As a result of these collisions, the reliability of the device is low and malfunctions may occur. A function that avoids data collisions by inserting idle (wait) cycles between continuous access cycles has been newly added.

The number of wait cycles between access cycles can be set by the WM bit in CSnWCR, bits IWW2 to IWW0, IWRWD2 to IWRWD0, IWRWS2 to IWRWS0, IWRRD2 to IWRRD0, and IWRRS2 to IWRRS 0 in CSnBCR, and bits DMAIW2 to DMAIW0 and DMAIWA in CMNCR. The conditions for setting the idle cycles between access cycles are shown below.

- 1. Continuous access cycles are write-read or write-write
- 2. Continuous access cycles are read-write for different spaces
- 3. Continuous access cycles are read-write for the same space
- 4. Continuous access cycles are read-read for different spaces
- 5. Continuous access cycles are read-read for the same space
- 6. Data output from an external device caused by DMA single address transfer is followed by data output from another device that includes this LSI (DMAIWA = 0)
- 7. Data output from an external device caused by DMA single address transfer is followed by any type of access (DMAIWA = 1)

For the specification of the number of idle cycles between access cycles described above, refer to the description of each register.

Besides the idle cycles between access cycles specified by the registers, idle cycles must be inserted to interface with the internal bus or to obtain the minimum pulse width for a multiplexed pin  $(\overline{WEn})$ . The following gives detailed information about the idle cycles and describes how to estimate the number of idle cycles.

The number of idle cycles on the external bus from  $\overline{CSn}$  negation to  $\overline{CSn}$  or  $\overline{CSm}$  assertion is described below. Here,  $\overline{CSn}$  and  $\overline{CSm}$  also include  $\overline{CE2A}$  and  $\overline{CE2B}$  for PCMCIA.

There are eight conditions that determine the number of idle cycles on the external bus as shown in table 8.18. The effects of these conditions are shown in figure 8.54.



**Table 8.18 Conditions for Determining Number of Idle Cycles** 

No.	Condition	Description	Range	Note
[1]	DMAIW[2:0] in CMNCR	These bits specify the number of idle cycles for DMA single address transfer. This condition is effective only for single address transfer and generates idle cycles after the access is completed.	0 to 12	When 0 is specified for the number of idle cycles, the DACK signal may be asserted continuously. This causes a discrepancy between the number of cycles detected by the device with DACK and the DMAC transfer count, resulting in a malfunction.
[2]	IW***[2:0] in CSnBCR	These bits specify the number of idle cycles for access other than single address transfer. The number of idle cycles can be specified independently for each combination of the previous and next cycles. For example, in the case where reading CS1 space followed by reading other CS space, the bits IWRRD[2:0] in CS1BCR should be set to B'100 to specify six or more idle cycles. This condition is effective only for access cycles other than single address transfer and generates idle cycles after the access is completed.	0 to 12	Do not set 0 for the number of idle cycles between memory types which are not allowed to be accessed successively.
[3]	SDRAM-related bits in CSnWCR	These bits specify precharge completion and startup wait cycles and idle cycles between commands for SDRAM access. This condition is effective only for SDRAM access and generates idle cycles after the access is completed	0 to 3	Specify these bits in accordance with the specification of the target SDRAM.
[4]	WM in CSnWCR	This bit enables or disables external WAIT pin input for the memory types other than SDRAM. When this bit is cleared to 0 (external WAIT enabled), one idle cycle is inserted to check the external WAIT pin input after the access is completed. When this bit is set to 1 (disabled), no idle cycle is generated.	0 or 1	



No.	Condition	Description	Range	Note
[5]	Read data transfer cycle	One idle cycle is inserted after a read access is completed. This idle cycle is not generated for the first or middle cycles in divided access cycles. This is neither generated when the HM[1:0] bits in CSnWCR are not B'00.	0 or 1	One idle cycle is always generated after a read cycle with SDRAM or PCMCIA interface.
[6]	Internal bus idle cycles, etc.	External bus access requests from the CPU or DMAC and their results are passed through the internal bus. The external bus enters idle state during internal bus idle cycles or while a bus other than the external bus is being accessed. This condition is not effective for divided access cycles, which are generated by the BSC when the access size is larger than the external data bus width.	0 or larger	The number of internal bus idle cycles may not become 0 depending on the Iφ:Bφ clock ratio. Tables 8.19 and 8.20 show the relationship between the clock ratio and the minimum number of internal bus idle cycles.
[7]	Write data wait cycles	During write access, a write cycle is executed on the external bus only after the write data becomes ready. This write data wait period generates idle cycles before the write cycle. Note that when the previous cycle is a write cycle and the internal bus idle cycles are shorter than the previous write cycle, write data can be prepared in parallel with the previous write cycle and therefore, no idle cycle is generated (write buffer effect).		For write → write or write → read access cycles, successive access cycles without idle cycles are frequently available due to the write buffer effect described in the left column. If successive access cycles without idle cycles are not allowed, specify the minimum number of idle cycles between access cycles through CSnBCR.
[8]	Idle cycles between different memory types	To ensure the minimum pulse width on the signal-multiplexed pins, idle cycles may be inserted before access after memory types are switched. For some memory types, idle cycles are inserted even when memory types are not switched.	0 to 2.5	The number of idle cycles depends on the target memory types. See table 8.21.



In the above conditions, a total of four conditions, that is, condition [1] or [2] (either one is effective), condition [3] or [4] (either one is effective), a set of conditions [5] to [7] (these are generated successively, and therefore the sum of them should be taken as one set of idle cycles), and condition [8] are generated at the same time. The maximum number of idle cycles among these four conditions become the number of idle cycles on the external bus. To ensure the minimum idle cycles, be sure to make register settings for condition [1] or [2].




Figure 8.54 Idle Cycle Conditions

 Table 8.19 Minimum Number of Idle Cycles on Internal Bus (CPU Operation)

## Clock Ratio (Ιφ:Βφ)

<b>CPU Operation</b>	8:1	6:1	4:1	3:1	2:1	1:1
$Write \to write$	1	1	2	2	2	3
$Write \to read$	0	0	0	0	0	1
$Read \rightarrow write$	1	1	2	2	2	3
$Read \rightarrow read$	0	0	0	0	0	1

**Table 8.20** Minimum Number of Idle Cycles on Internal Bus (DMAC Operation)

#### **Transfer Mode**

DMAC Operation	Dual Address	Single Address			
$Write \to write$	0	2			
Write $\rightarrow$ read	0 or 2	0			
$Read \to write$	0	0			
$Read \rightarrow read$	0	2			

Notes: 1. The write  $\rightarrow$  write and read  $\rightarrow$  read columns in dual address transfer indicate the cycles in the divided access cycles.

- 2. For the write → read cycles in dual address transfer, 0 means different channels are activated successively and 2 means when the same channel is activated successively.
- The write → read and read → write columns in single address transfer indicate the case when different channels are activated successively. The "write" means transfer from a device with DACK to external memory and the "read" means transfer from external memory to a device with DACK.

Table 8.21 Number of Idle Cycles Inserted between Access Cycles to Different Memory Types

**Next Cycle Byte Byte SDRAM** SRAM **SRAM** (Low-**Burst ROM** MPX- (BAS = (BAS =Frequency **Burst Burst ROM** PCMCIA MPX (Synchronous) **Previous Cycle SRAM** SDRAM Mode) (Asynchronous) I/O 0) 1) **SRAM** 0 0 1 0 1 1 1.5 0 0 0 **Burst ROM** 0 0 1 0 1 1 1.5 0 0 0 (asynchronous) MPX-I/O 1 1 0 1 1 1 1.5 1 1 1 Byte SRAM 0 0 1 0 1 1 1.5 0 0 0 (BAS = 0)2 0 0 1 Byte SRAM 1 1 1 1.5 1 1 (BAS = 1)1 1 2 1 0 0 1 1 **SDRAM** 1 1.5 1.5 2.5 1.5 0.5 1 1.5 1.5 1.5 **SDRAM** (low-frequency mode) **PCMCIA** 0 1 0 0 0 0 1 1 1.5 0 0 0 1 0 **Burst MPX** 0 1 1 1.5 0 0 0 0 1 0 1 1 0 0 0 **Burst ROM** 1.5 (synchronous)

Figure 8.55 shows sample estimation of idle cycles between access cycles. In the actual operation, the idle cycles may become shorter than the estimated value due to the write buffer effect or may become longer due to internal bus idle cycles caused by stalling in the pipeline due to CPU instruction execution or CPU register conflicts. Please consider these errors when estimating the idle cycles.

Sample Estimation of Idle Cycles between Access Cycles

This example estimates the idle cycles for data transfer from the CS1 space to CS2 space by CPU access. Transfer is repeated in the following order: CS1 read  $\rightarrow$  CS1 read  $\rightarrow$  CS2 write  $\rightarrow$  CS2 write  $\rightarrow$  CS1 read  $\rightarrow$  ...

#### Conditions

The bits for setting the idle cycles between access cycles in CS1BCR and CS2BCR are all set to 0. In CS1WCR and CS2WCR, the WM bit is set to 1 (external  $\overline{\text{WAIT}}$  pin disabled) and the HW[1:0] bits are set to 00 (CS negation is not extended).

Iφ:Bφ is set to 4:1, and no other processing is done during transfer.

For both the CS1 and CS2 spaces, normal SRAM devices are connected, the bus width is 32 bits, and access size is also 32 bits.

The idle cycles generated under each condition are estimated for each pair of access cycles. In the following table, R indicates a read cycle and W indicates a write cycle.

Condition	$R \rightarrow R$	$R \rightarrow W$	$W \rightarrow W$	$W \rightarrow R$	Note
[1] or [2]	0	0	0	0	CSnBCR is set to 0.
[3] or [4]	0	0	0	0	The WM bit is set to 1.
[5]	1	1	0	0	Generated after a read cycle.
[6]	0	2	2	0	See the Iφ:Bφ = 4:1 columns in table 8.19.
[7]	0	1	0	0	No idle cycle is generated for the second time due to the write buffer effect.
[5] + [6] + [7]	1	4	2	0	
[8]	0	0	0	0	Value for SRAM $\rightarrow$ SRAM access
Estimated idle cycles	1	4	2	0	Maximum value among conditions [1] or [2], [3] or [4], [5] + [6] + [7], and [8]
Actual idle cycles	1	4	2	1	The estimated value does not match the actual value in the W $\rightarrow$ R cycles because the internal idle cycles due to condition [6] is estimated as 0 but actually an internal idle cycle is generated due to execution of a loop condition check instruction.

Figure 8.55 Comparison between Estimated Idle Cycles and Actual Value

#### 8.5.13 Bus Arbitration

The bus arbitration of this LSI has the bus mastership in the normal state and releases the bus mastership after receiving a bus request from another device.

Bus mastership is transferred at the boundary of bus cycles. Namely, bus mastership is released immediately after receiving a bus request when a bus cycle is not being performed. The release of bus mastership is delayed until the bus cycle is complete when a bus cycle is in progress. Even when from outside the LSI it looks like a bus cycle is not being performed, a bus cycle may be performing internally, started by inserting wait cycles between access cycles. Therefore, it cannot be immediately determined whether or not bus mastership has been released by looking at the  $\overline{\text{CSn}}$  signal or other bus control signals. The states that do not allow bus mastership release are shown below.

- 1. 16-byte transfer because of a cache miss
- 2. During write-back operation for the cache
- 3. Between the read and write cycles of a TAS instruction
- 4. Multiple bus cycles generated when the data bus width is smaller than the access size (for example, between bus cycles when longword access is made to a memory with a data bus width of 8 bits)
- 5. 16-byte transfer by the DMAC
- 6. Setting the BLOCK bit in CMNCR to 1

Moreover, by using DPRTY bit in CMNCR, whether the bus mastership request is received or not can be selected during DMAC burst transfer.

The LSI has the bus mastership until a bus request is received from another device. Upon acknowledging the assertion (low level) of the external bus request signal  $\overline{BREQ}$ , the LSI releases the bus at the completion of the current bus cycle and asserts the  $\overline{BACK}$  signal. After the LSI acknowledges the negation (high level) of the  $\overline{BREQ}$  signal that indicates the external device has released the bus, it negates the  $\overline{BACK}$  signal and resumes the bus usage.

With the SDRAM interface, all bank pre-charge commands (PALLs) are issued when active banks exist and the bus is released after completion of a PALL command.

The bus sequence is as follows. The address bus and data bus are placed in a high-impedance state synchronized with the rising edge of CKIO. The bus mastership enable signal is asserted 0.5 cycles after the above timing, synchronized with the falling edge of CKIO. The bus control signals  $(\overline{BS}, \overline{CSn}, \overline{RASU}, \overline{RASL}, \overline{CASU}, \overline{CASL}, \overline{CKE}, \overline{DQMxx}, \overline{WEn}, \overline{RD}, \text{ and } \overline{RD/WR})$  are placed in the high-impedance state at subsequent rising edges of CKIO. Bus request signals are sampled at

the falling edge of CKIO. Note that CKE, RASU, RASU, RASU, and CASU can be continued to be driven at the previous value even in the bus-released state by setting the HIZCNT bit in CMNCR.

The sequence for reclaiming the bus mastership from an external device is described below. 1.5 cycles after the negation of  $\overline{BREQ}$  is detected at the falling edge of CKIO, the bus control signals are driven high. The bus acknowledge signal is negated at the next falling edge of the clock. The fastest timing at which actual bus cycles can be resumed after bus control signal assertion is at the rising edge of the CKIO where address and data signals are driven. Figure 8.56 shows the bus arbitration timing.

When it is necessary to refresh SDRAM while releasing the bus mastership, the bus mastership should be returned using the REFOUT signal. For details on the selection of REFOUT, see section 19, Pin Function Controller (PFC). The REFOUT signal is kept asserting at low level until the bus mastership is acquired. The BREQ signal is negated by asserting the REFOUT signal and the bus mastership is returned from the external device. If the bus mastership is not returned for a refreshing period or longer, the contents of SDRAM cannot be guaranteed because a refreshing cannot be executed.

While releasing the bus mastership, the SLEEP instruction (to enter the sleep mode or the software standby mode), as well as a manual reset, cannot be executed until the LSI obtains the bus mastership.

The  $\overline{BREQ}$  input signal is ignored in software standby mode and the  $\overline{BACK}$  output signal is placed in the high impedance state. If the bus mastership request is required in this state, the bus mastership must be released by pulling down the  $\overline{BACK}$  pin to enter software standby mode.

The bus mastership release (BREQ signal for high level negation) after the bus mastership request  $(\overline{BREQ} \text{ signal for low level assertion})$  must be performed after the bus usage permission ( $\overline{BACK}$  signal for low level assertion). If the  $\overline{BREQ}$  signal is negated before the  $\overline{BACK}$  signal is asserted, only one cycle of the  $\overline{BACK}$  signal is asserted depending on the timing of the  $\overline{BREQ}$  signal to be negated and this may cause a bus contention between the external device and the LSI.




Figure 8.56 Bus Arbitration Timing (Clock Mode 7)

#### **8.5.14** Others

### (1) Reset

The bus state controller (BSC) can be initialized completely only at power-on reset. At power-on reset, all signals are negated and data output buffers are turned off regardless of the bus cycle state after the internal reset is synchronized with the internal clock. All control registers are initialized. In standby, sleep, and manual reset, control registers of the bus state controller are not initialized. At manual reset, only the current bus cycle being executed is completed. Since the RTCNT continues counting up during manual reset signal assertion, a refresh request occurs to initiate the refresh cycle.

## (2) Access from the Side of the LSI Internal Bus Master

There are three types of LSI internal buses: a CPU bus, internal bus, and peripheral bus. The CPU and cache memory are connected to the CPU bus. Internal bus masters other than the CPU and bus state controller are connected to the internal bus. Low-speed peripheral modules are connected to the peripheral bus. Internal memories other than the cache memory are connected bidirectionally to the CPU bus and internal bus. Access from the CPU bus to the internal bus is enabled but access from the internal bus to the cache bus is disabled. This gives rise to the following problems.

On-chip bus masters such as DMAC other than the CPU can access internal memory other than the cache memory but cannot access the cache memory. If an on-chip bus master other than the CPU writes data to an external memory other than the cache, the contents of the external memory may differ from that of the cache memory. To prevent this problem, if the external memory whose contents is cached is written by an on-chip bus master other than the CPU, the corresponding cache memory should be purged by software.

In a cache-enabled space, if the CPU initiates read access, the cache is searched. If the cache stores data, the CPU latches the data and completes the read access. If the cache does not store data, the

CPU performs four contiguous longword read cycles to perform cache fill operations via the internal bus. If a cache miss occurs in byte or word operand access or at a branch to an odd word boundary (4n + 2), the CPU performs four contiguous longword access cycles to perform a cache fill operation on the external interface. For a cache-disabled space, the CPU performs access according to the actual access addresses. For an instruction fetch to an even word boundary (4n), the CPU performs longword access. For an instruction fetch to an odd word boundary (4n + 2), the CPU performs word access.

For a read cycle of an on-chip peripheral module, the cycle is initiated through the internal bus and peripheral bus. The read data is sent to the CPU via the peripheral bus, internal bus, and CPU bus.

In a write cycle for the cache-enabled space, the write cycle operation differs according to the cache write methods.

In write-back mode, the cache is first searched. If data is detected at the address corresponding to the cache, the data is then re-written to the cache. In the actual memory, data will not be re-written until data in the corresponding address is re-written. If data is not detected at the address corresponding to the cache, the cache is modified. In this case, data to be modified is first saved to the internal buffer, 16-byte data including the data corresponding to the address is then read, and data in the corresponding access of the cache is finally modified. Following these operations, a write-back cycle for the saved 16-byte data is executed.

In write-through mode, the cache is first searched. If data is detected at the address corresponding to the cache, the data is re-written to the cache simultaneously with the actual write via the internal bus. If data is not detected at the address corresponding to the cache, the cache is not modified but an actual write is performed via the internal bus.

Since the bus state controller (BSC) incorporates a one-stage write buffer, the BSC can execute an access via the internal bus before the previous external bus cycle is completed in a write cycle. If the on-chip module is read or written after the external low-speed memory is written, the on-chip module can be accessed before the completion of the external low-speed memory write cycle.

In read cycles, the CPU is placed in the wait state until read operation has been completed. To continue the process after the data write to the device has been completed, perform a dummy read to the same address to check for completion of the write before the next process to be executed.

The write buffer of the BSC functions in the same way for an access by a bus master other than the CPU such as the DMAC. Accordingly, to perform dual address DMA transfers, the next read cycle is initiated before the previous write cycle is completed. Note, however, that if both the DMA source and destination addresses exist in external memory space, the next write cycle will not be initiated until the previous write cycle is completed.



Changing the registers in the BSC while the write buffer is operating may disrupt correct write access. Therefore, do not change the registers in the BSC immediately after a write access. If this change becomes necessary, do it after executing a dummy read of the write data.

## (3) On-Chip Peripheral Module Access

To access an on-chip module register, two or more peripheral module clock ( $P\phi$ ) cycles are required. Care must be taken in system design.

When the CPU writes data to the internal peripheral registers, the CPU performs the succeeding instructions without waiting for the completion of writing to registers.

For example, a case is described here in which the system is transferring to the software standby mode for power savings. To make this transition, the SLEEP instruction must be performed after setting the STBY bit in the STBCR register to 1. However a dummy read of the STBCR register is required before executing the SLEEP instruction. If a dummy read is omitted, the CPU executes the SLEEP instruction before the STBY bit is set to 1, thus the system enters sleep mode not software standby mode. A dummy read of the STBCR register is indispensable to complete writing to the STBY bit.

To reflect the change by internal peripheral registers while performing the succeeding instructions, execute a dummy read of registers to which write instruction is given and then perform the succeeding instructions.

## 8.6 Usage Notes

#### **8.6.1** Burst ROM Interface

When the burst ROM interface (clocked asynchronous) is used and the following three conditions are met, read/write access from the external bus space immediately after write access may be invalid.

- 1. The 16-bit bus width is used for the burst ROM interface (clocked asynchronous). (The CSnBCR.TYPE[2:0] setting is B'001 and the CSnWCR.BSZ[1:0] setting is B'10)
- 2. The burst length is specified as 4. (The CSnWCR.BST[1:0] setting is B'10)
- 3. Write-back is performed with operand cache or 16-byte write access is performed with the DMAC for the burst ROM interface set as above.

#### 8.6.2 PCMCIA I/O Card Interface

When the following two conditions are met in the PCMCIA I/O card interface, read/write access may be performed with the 8-bit bus width even if the 16-bit bus width has been specified.

- 1. The 16-bit bus width is specified for the PCMCIA I/O card interface (The CSnBCR.TYPE[2:0] setting is B'101, the CSnBCR.BSZ[1:0] setting is B'10, and the CSnWCR.SA[1:0] setting is not B'00)
- 2. The number of delay cycles from address output to RD/WE assertion is specified as other than 0.5 cycle (The CSnWCR.TED[3:0] setting is not B'0000)

#### 8.6.3 Burst MPX-I/O Interface

When a contention occurs between SDRAM auto-refreshing and read/write access to the burst MPX-I/O interface, both the  $\overline{CS}$  signal of the SDRAM space and the  $\overline{CS}$  signal of the burst MPX-I/O space are asserted and access to the burst MPX-I/O may not be performed correctly.

Do not use the SDRAM interface and the burst MPX-I/O interface at the same time. Each can be used independently, and SDRAM can be used with interfaces other than the burst MPX-I/O.



# Section 9 Direct Memory Access Controller (DMAC)

The DMAC can be used in place of the CPU to perform high-speed transfers between external devices that have DACK (transfer request acknowledge signal), external memory, on-chip memory, memory-mapped external devices, and on-chip peripheral modules.

### 9.1 Features

- Number of channels: Eight channels (channels 0 to 7) selectable Four channels (channels 0 to 3) can receive external requests.
- 4-Gbyte physical address space
- Data transfer unit is selectable: Byte, word (two bytes), longword (four bytes), and 16 bytes (longword × 4)
- Maximum transfer count: 16,777,216 transfers (24 bits)
- Address mode: Dual address mode and single address mode are supported.
- Transfer requests
  - External request
  - On-chip peripheral module request
  - Auto request

The following modules can issue on-chip peripheral module requests.

- Eight SCIF sources, two IIC3 sources, two A/D converter sources, five MTU2 sources, and two CMT sources
- Selectable bus modes
  - Cycle steal mode (normal mode and intermittent mode)
  - Burst mode
- Selectable channel priority levels: The channel priority levels are selectable between fixed mode and round-robin mode.
- Interrupt request: An interrupt request can be sent to the CPU on completion of half- or full-data transfer. Through the HE and HIE bits in CHCR, an interrupt is specified to be issued to the CPU when half of the initially specified DMA transfer is completed.
- External request detection: There are following four types of DREQ input detection.
  - Low level detection
  - High level detection
  - Rising edge detection
  - Falling edge detection



- Transfer request acknowledge and transfer end signals: Active levels for DACK and TEND can be set independently.
- Support of reload functions in DMA transfer information registers: DMA transfer using the same information as the current transfer can be repeated automatically without specifying the information again. Modifying the reload registers during DMA transfer enables next DMA transfer to be done using different transfer information. The reload function can be enabled or disabled independently in each channel.

Figure 9.1 shows the block diagram of the DMAC.




Figure 9.1 Block Diagram of DMAC

## 9.2 Input/Output Pins

The external pins for DMAC are described below. Table 9.1 lists the configuration of the pins that are connected to external bus. DMAC has pins for four channels (channels 0 to 3) for external bus use.

**Table 9.1 Pin Configuration** 

Channel	Name	Abbreviation	I/O	Function
0	DMA transfer request	DREQ0	I	DMA transfer request input from an external device to channel 0
	DMA transfer request acknowledge	DACK0	0	DMA transfer request acknowledge output from channel 0 to an external device
1	DMA transfer request	DREQ1	I	DMA transfer request input from an external device to channel 1
	DMA transfer request acknowledge	DACK1	0	DMA transfer request acknowledge output from channel 1 to an external device
2	DMA transfer request	DREQ2	I	DMA transfer request input from an external device to channel 2
	DMA transfer request acknowledge	DACK2	0	DMA transfer request acknowledge output from channel 2 to an external device
3	DMA transfer request	DREQ3	I	DMA transfer request input from an external device to channel 3
	DMA transfer request acknowledge	DACK3	0	DMA transfer request acknowledge output from channel 3 to an external device
0	DMA transfer end	TEND0	0	DMA transfer end output for channel 0
1	DMA transfer end	TEND1	0	DMA transfer end output for channel 1

## 9.3 Register Descriptions

The DMAC has the registers listed in table 9.2. There are four control registers and three reload registers for each channel, and one common control register is used by all channels. In addition, there is one extension resource selector per two channels. Each channel number is expressed in the register names, as in SAR\_0 for SAR in channel 0.

**Table 9.2** Register Configuration

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	DMA source address register_0	SAR_0	R/W	H'00000000	H'FFFE1000	16, 32
	DMA destination address register_0	DAR_0	R/W	H'00000000	H'FFFE1004	16, 32
	DMA transfer count register_0	DMATCR_0	R/W	H'00000000	H'FFFE1008	16, 32
	DMA channel control register_0	CHCR_0	R/W*1	H'00000000	H'FFFE100C	8, 16, 32
	DMA reload source address register_0	RSAR_0	R/W	H'00000000	H'FFFE1100	16, 32
	DMA reload destination address register_0	RDAR_0	R/W	H'00000000	H'FFFE1104	16, 32
	DMA reload transfer count register_0	RDMATCR_0	R/W	H'00000000	H'FFFE1108	16, 32
1	DMA source address register_1	SAR_1	R/W	H'00000000	H'FFFE1010	16, 32
	DMA destination address register_1	DAR_1	R/W	H'00000000	H'FFFE1014	16, 32
	DMA transfer count register_1	DMATCR_1	R/W	H'00000000	H'FFFE1018	16, 32
	DMA channel control register_1	CHCR_1	R/W*1	H'00000000	H'FFFE101C	8, 16, 32
	DMA reload source address register_1	RSAR_1	R/W	H'00000000	H'FFFE1110	16, 32
	DMA reload destination address register_1	RDAR_1	R/W	H'00000000	H'FFFE1114	16, 32
	DMA reload transfer count register_1	RDMATCR_1	R/W	H'00000000	H'FFFE1118	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
2	DMA source address register_2	SAR_2	R/W	H'00000000	H'FFFE1020	16, 32
	DMA destination address register_2	DAR_2	R/W	H'00000000	H'FFFE1024	16, 32
	DMA transfer count register_2	DMATCR_2	R/W	H'00000000	H'FFFE1028	16, 32
	DMA channel control register_2	CHCR_2	R/W*1	H'00000000	H'FFFE102C	8, 16, 32
	DMA reload source address register_2	RSAR_2	R/W	H'00000000	H'FFFE1120	16, 32
	DMA reload destination address register_2	RDAR_2	R/W H'00000000		H'FFFE1124	16, 32
	DMA reload transfer count register_2	RDMATCR_2	R/W	H'00000000	H'FFFE1128	16, 32
3	DMA source address register_3	SAR_3	R/W	H'00000000	H'FFFE1030	16, 32
	DMA destination address register_3	DAR_3	R/W	H'00000000	H'FFFE1034	16, 32
	DMA transfer count register_3	DMATCR_3	R/W	H'00000000	H'FFFE1038	16, 32
	DMA channel control register_3	CHCR_3	R/W*1	H'00000000	H'FFFE103C	8, 16, 32
	DMA reload source address register_3	RSAR_3	R/W	H'00000000	H'FFFE1130	16, 32
	DMA reload destination address register_3	RDAR_3	R/W	H'00000000	H'FFFE1134	16, 32
	DMA reload transfer count register_3	RDMATCR_3	R/W	H'00000000	H'FFFE1138	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
4	DMA source address register_4	SAR_4	R/W	H'00000000	H'FFFE1040	16, 32
	DMA destination address register_4	DAR_4	R/W	H'00000000	H'FFFE1044	16, 32
	DMA transfer count register_4	DMATCR_4	R/W	H'00000000	H'FFFE1048	16, 32
	DMA channel control register_4	CHCR_4	R/W*1	H'00000000	H'FFFE104C	8, 16, 32
	DMA reload source address register_4	RSAR_4	R/W	H'00000000	H'FFFE1140	16, 32
	DMA reload destination address register_4	RDAR_4	R/W	H'00000000	H'FFFE1144	16, 32
	DMA reload transfer count register_4	RDMATCR_4	R/W	H'00000000	H'FFFE1148	16, 32
5	DMA source address register_5	SAR_5	R/W	H'00000000	H'FFFE1050	16, 32
	DMA destination address register_5	DAR_5	R/W	H'00000000	H'FFFE1054	16, 32
	DMA transfer count register_5	DMATCR_5	R/W	H'00000000	H'FFFE1058	16, 32
	DMA channel control register_5	CHCR_5	R/W*1	H'00000000	H'FFFE105C	8, 16, 32
	DMA reload source address register_5	RSAR_5	R/W	H'00000000	H'FFFE1150	16, 32
	DMA reload destination address register_5	RDAR_5	R/W	H'00000000	H'FFFE1154	16, 32
	DMA reload transfer count register_5	RDMATCR_5	R/W	H'00000000	H'FFFE1158	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
6	DMA source address register_6	SAR_6	R/W	H'00000000	H'FFFE1060	16, 32
	DMA destination address register_6	DAR_6	R/W	H'00000000	H'FFFE1064	16, 32
	DMA transfer count register_6	DMATCR_6	R/W	H'00000000	H'FFFE1068	16, 32
	DMA channel control register_6	CHCR_6	R/W*1	H'00000000	H'FFFE106C	8, 16, 32
	DMA reload source address register_6	RSAR_6	R/W	H'00000000	H'FFFE1160	16, 32
	DMA reload destination address register_6	RDAR_6	R/W	H'00000000	H'FFFE1164	16, 32
	DMA reload transfer count register_6	RDMATCR_6	R/W	H'00000000	H'FFFE1168	16, 32
7	DMA source address register_7	SAR_7	R/W H'00000000 H'F		H'FFFE1070	16, 32
	DMA destination address register_7	DAR_7	R/W	H'00000000	H'FFFE1074	16, 32
	DMA transfer count register_7	DMATCR_7	R/W	H'00000000	H'FFFE1078	16, 32
	DMA channel control register_7	CHCR_7	R/W*1	H'00000000	H'FFFE107C	8, 16, 32
	DMA reload source address register_7	RSAR_7	R/W	H'00000000	H'FFFE1170	16, 32
	DMA reload destination address register_7	RDAR_7	R/W	H'00000000	H'FFFE1174	16, 32
	DMA reload transfer count register_7	RDMATCR_7	R/W	H'00000000	H'FFFE1178	16, 32

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common	DMA operation register	DMAOR	R/W* <sup>2</sup>	H'0000	H'FFFE1200	8, 16
0 and 1	DMA extension resource selector 0	DMARS0	R/W	H'0000	H'FFFE1300	16
2 and 3	DMA extension resource selector 1	DMARS1	R/W	H'0000	H'FFFE1304	16
4 and 5	DMA extension resource selector 2	DMARS2	R/W	H'0000	H'FFFE1308	16
6 and 7	DMA extension resource selector 3	DMARS3	R/W	H'0000	H'FFFE130C	16

Notes: 1. For the HE and TE bits in CHCRn, only 0 can be written to clear the flags after 1 is read.

2. For the AE and NMIF bits in DMAOR, only 0 can be written to clear the flags after 1 is read.

## 9.3.1 DMA Source Address Registers (SAR)

The DMA source address registers (SAR) are 32-bit readable/writable registers that specify the source address of a DMA transfer. During a DMA transfer, these registers indicate the next source address. When the data of an external device with DACK is transferred in single address mode, SAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or 16-byte address boundary respectively.

SAR is initialized to H'00000000 by a power-on reset and retains the value in manual reset, software standby mode, and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	1	-	-	-	1	-	-	-	-	1	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	-	-	1	1	1	1	1	-	-	1	-	1	1	-
Initial value: R/W:	0 R/W															

#### 9.3.2 **DMA Destination Address Registers (DAR)**

The DMA destination address registers (DAR) are 32-bit readable/writable registers that specify the destination address of a DMA transfer. During a DMA transfer, these registers indicate the next destination address. When the data of an external device with DACK is transferred in single address mode, DAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2byte, 4-byte, or16-byte address boundary respectively.

DAR is initialized to H'00000000 by a power-on reset and retains the value in manual reset, software standby mode, and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	1	1	1	1	1	1	1	1	-	-	1	-	-	1	-
Initial value: R/W:	0 R/W															

## 9.3.3 DMA Transfer Count Registers (DMATCR)

The DMA transfer count registers (DMATCR) are 32-bit readable/writable registers that specify the number of DMA transfers. The transfer count is 1 when the setting is H'00000001, 16,777,215 when H'00FFFFFF is set, and 16,777,216 (the maximum) when H'00000000 is set. During a DMA transfer, these registers indicate the remaining transfer count.

The upper eight bits of DMATCR are always read as 0, and the write value should always be 0. To transfer data in 16 bytes, one 16-byte transfer (128 bits) counts one.

DMATCR is initialized to H'00000000 by a power-on reset and retains the value in manual reset, software standby mode, and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	-	-	1	-	1	-	-	-	1	1	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

## 9.3.4 DMA Channel Control Registers (CHCR)

The DMA channel control registers (CHCR) are 32-bit readable/writable registers that control the DMA transfer mode.

The DO, AM, AL, DL, and DS bits which specify the DREQ and DACK external pin functions can be read and written to in channels 0 to 3, but they are reserved in channels 4 to 7. The TL bit which specifies the TEND external pin function can be read and written to in channels 0 and 1, but it is reserved in channels 2 to 7.

CHCR is initialized to H'00000000 by a power-on reset and retains the value in manual reset, software standby mode, and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TC	-	-	RLD	-	1	1	1	DO	TL	-	-	HE	HIE	AM	AL
Initial value: R/W:	0 R/W	0 R	0 R	0 R/W	0 R	0 R	0 R	0 R	0 R/W	0 R/W	0 R	0 R	0 R/(W)*	0 R/W	0 R/W	0 R/W
11/ VV.	I 1/ V V	11	11	1 1/ V V	11	11	11	11	I 1/ V V	I 1/ V V	11	11	11/(VV)	11/ / /	1 1/ V V	I 1/ V V
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DM	[1:0]	SM	[1:0]		RS[	[3:0]		DL	DS	ТВ	TS	[1:0]	ΙE	TE	DE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	R/W

Note: \* Only 0 can be written to clear the flag after 1 is read.

		Initial		
Bit	Bit Name	Value	R/W	Descriptions
31	TC	0	R/W	Transfer Count Mode
				Specifies whether to transmit data once or for the count specified in DMATCR by one transfer request. Note that when this bit is set to 0, the TB bit must not be set to 1 (burst mode). When the SCIF or IIC3 is selected for the transfer request source, this bit (TC) must not be set to 1.
				0: Transmits data once by one transfer request
				Transmits data for the count specified in DMATCR by one transfer request
30, 29	<del></del>	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Descriptions
28	RLD	0	R/W	Reload Function Enable or Disable
				Enables or disables the reload function.
				0: Disables the reload function
				1: Enables the reload function
27 to 24		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
23	DO	0	R/W	DMA Overrun
				Selects whether DREQ is detected by overrun 0 or by overrun 1. This bit is valid only in CHCR_0 to CHCR_3. This bit is reserved in CHCR_4 and CHCR_7; it is always read as 0 and the write value should always be 0.
				0: Detects DREQ by overrun 0
				1: Detects DREQ by overrun 1
22	TL	0	R/W	Transfer End Level
				Specifies the TEND signal output is high active or low active. This bit is valid only in CHCR_0 and CHCR_1. This bit is reserved in CHCR_2 to CHCR_7; it is always read as 0 and the write value should always be 0.
				0: Low-active output from TEND
				1: High-active output from TEND
21, 20	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Descriptions
19	HE	0	R/(W)*	Half-End Flag
				This bit is set to 1 when the transfer count reaches half of the DMATCR value that was specified before transfer starts.
				If DMA transfer ends because of an NMI interrupt, a DMA address error, or clearing of the DE bit or the DME bit in DMAOR before the transfer count reaches half of the initial DMATCR value, the HE bit is not set to 1. If DMA transfer ends due to an NMI interrupt, a DMA address error, or clearing of the DE bit or the DME bit in DMAOR after the HE bit is set to 1, the bit remains set to 1.
				To clear the HE bit, write 0 to it after HE = 1 is read.
				0: DMATCR > (DMATCR set before transfer starts)/2 during DMA transfer or after DMA transfer is terminated
				[Clearing condition]
				<ul> <li>Writing 0 after reading HE = 1.</li> </ul>
				1: DMATCR ≤ (DMATCR set before transfer starts)/2
18	HIE	0	R/W	Half-End Interrupt Enable
				Specifies whether to issue an interrupt request to the CPU when the transfer count reaches half of the DMATCR value that was specified before transfer starts.
				When the HIE bit is set to 1, the DMAC requests an interrupt to the CPU when the HE bit becomes 1.
				0: Disables an interrupt to be issued when DMATCR = (DMATCR set before transfer starts)/2
				1: Enables an interrupt to be issued when DMATCR = (DMATCR set before transfer starts)/2

		Initial		
Bit	Bit Name	Value	R/W	Descriptions
17	AM	0	R/W	Acknowledge Mode
				Specifies whether DACK is output in data read cycle or in data write cycle in dual address mode.
				In single address mode, DACK is always output regardless of the specification by this bit.
				This bit is valid only in CHCR_0 to CHCR_3. This bit is reserved in CHCR_4 to CHCR_7; it is always read as 0 and the write value should always be 0.
				0: DACK output in read cycle (dual address mode)
				1: DACK output in write cycle (dual address mode)
16	AL	0	R/W	Acknowledge Level
				Specifies the DACK (acknowledge) signal output is high active or low active.
				This bit is valid only in CHCR_0 to CHCR_3. This bit is reserved in CHCR_4 to CHCR_7; it is always read as 0 and the write value should always be 0.
				0: Low-active output from DACK
				1: High-active output from DACK

Bit	Bit Name	Initial Value	R/W	Descriptions
15,14	DM[1:0]	00	R/W	Destination Address Mode
				These bits select whether the DMA destination address is incremented, decremented, or left fixed. (In single address mode, DM1 and DM0 bits are ignored when data is transferred to an external device with DACK.)
				00: Fixed destination address (Setting prohibited in 16-byte transfer)
				<ul><li>01: Destination address is incremented (+1 in 8-bit transfer, +2 in 16-bit transfer, +4 in 32-bit transfer, +16 in 16-byte transfer)</li></ul>
				10: Destination address is decremented (–1 in 8-bit transfer, –2 in 16-bit transfer, –4 in 32-bit transfer, setting prohibited in 16-byte transfer)
				11: Setting prohibited
13, 12	SM[1:0]	00	R/W	Source Address Mode
				These bits select whether the DMA source address is incremented, decremented, or left fixed. (In single address mode, SM1 and SM0 bits are ignored when data is transferred from an external device with DACK.)
				00: Fixed source address (Setting prohibited in 16- byte-unit transfer)
				01: Source address is incremented (+1 in byte-unit transfer, +2 in word-unit transfer, +4 in longword-unit transfer, +16 in 16-byte-unit transfer)
				10: Source address is decremented (-1 in byte-unit transfer, -2 in word-unit transfer, -4 in longword- unit transfer, setting prohibited in 16-byte-unit transfer)
				11: Setting prohibited

		Initial		
Bit	Bit Name	Value	R/W	Descriptions
11 to 8	RS[3:0]	0000	R/W	Resource Select
				These bits specify which transfer requests will be sent to the DMAC. The changing of transfer request source should be done in the state when DMA enable bit (DE) is set to 0.
				0000: External request, dual address mode
				0001: Setting prohibited
				0010: External request/single address mode
				External address space $\rightarrow$ External device with DACK
				0011: External request/single address mode
				External device with DACK $\rightarrow$ External address space
				0100: Auto request
				0101: Setting prohibited
				0110: Setting prohibited
				0111: Setting prohibited
				1000: DMA extension resource selector
				1001: Setting prohibited
				1010: Setting prohibited
				1011: Setting prohibited
				1100: Setting prohibited
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited
				Note: External request specification is valid only in CHCR_0 to CHCR_3. If a request source is selected in channels CHCR_4 to CHCR_7, no operation will be performed.

Bit	Bit Name	Initial Value	R/W	Descriptions
7	DL	0	R/W	DREQ Level
6	DS	0	R/W	DREQ Edge Select
				These bits specify the sampling method of the DREQ pin input and the sampling level.
				These bits are valid only in CHCR_0 to CHCR_3. These bits are reserved in CHCR_4 to CHCR_7; they are always read as 0 and the write value should always be 0.
				If the transfer request source is specified as an on-chip peripheral module or if an auto-request is specified, the specification by these bits is ignored.
				00: DREQ detected in low level
				01: DREQ detected at falling edge
				10: DREQ detected in high level
				11: DREQ detected at rising edge
5	TB	0	R/W	Transfer Bus Mode
				Specifies the bus mode when DMA transfers data. Note that the burst mode must not be selected when TC = 0.
				0: Cycle steal mode
				1: Burst mode
4, 3	TS[1:0]	00	R/W	Transfer Size
				These bits specify the size of data to be transferred.
				Select the size of data to be transferred when the source or destination is an on-chip peripheral module register of which transfer size is specified.
				00: Byte unit
				01: Word unit (two bytes)
				10: Longword unit (four bytes)
				11: 16-byte (four longword) unit
2	IE	0	R/W	Interrupt Enable
				Specifies whether or not an interrupt request is generated to the CPU at the end of the DMA transfer. Setting this bit to 1 generates an interrupt request (DEI) to the CPU when TE bit is set to 1.
				0: Disables an interrupt request
				1: Enables an interrupt request



Bit	Bit Name	Initial Value	R/W	Descriptions
1	TE	0	R/(W)*	Transfer End Flag
				This bit is set to 1 when DMATCR becomes 0 and DMA transfer ends.
				The TE bit is not set to 1 in the following cases.
				<ul> <li>DMA transfer ends due to an NMI interrupt or DMA address error before DMATCR becomes 0.</li> </ul>
				<ul> <li>DMA transfer is ended by clearing the DE bit and DME bit in DMA operation register (DMAOR).</li> </ul>
				To clear the TE bit, write 0 after reading $TE = 1$ .
				Even if the DE bit is set to 1 while this bit is set to 1, transfer is not enabled.
				0: During the DMA transfer or DMA transfer has been terminated
				[Clearing condition]
				<ul> <li>Writing 0 after reading TE = 1</li> </ul>
				1: DMA transfer ends by the specified count (DMATCR = 0)
0	DE	0	R/W	DMA Enable
				Enables or disables the DMA transfer. In auto request mode, DMA transfer starts by setting the DE bit and DME bit in DMAOR to 1. In this case, all of the bits TE, NMIF in DMAOR, and AE must be 0. In an external request or peripheral module request, DMA transfer starts if DMA transfer request is generated by the devices or peripheral modules after setting the bits DE and DME to 1. In this case, however, all of the bits TE, NMIF, and AE must be 0 as in the case of auto request mode. Clearing the DE bit to 0 can terminate the DMA transfer.
				0: DMA transfer disabled
				1: DMA transfer enabled

Note: \* Only 0 can be written to clear the flag after 1 is read.

## 9.3.5 DMA Reload Source Address Registers (RSAR)

The DMA reload source address registers (RSAR) are 32-bit readable/writable registers.

When the reload function is enabled, the RSAR value is written to the source address register (SAR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RSAR during the current DMA transfer. When the reload function is disabled, RSAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or 16-byte address boundary respectively.

RSAR is initialized to H'00000000 by a power-on reset and retains the value in manual reset, software standby mode, and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1	1	1	-	-	1	1	1	-	1	-	1	1	1	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	1	1	-	-	-	1	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

## 9.3.6 DMA Reload Destination Address Registers (RDAR)

The DMA reload destination address registers (RDAR) are 32-bit readable/writable registers.

When the reload function is enabled, the RDAR value is written to the destination address register (DAR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RDAR during the current DMA transfer. When the reload function is disabled, RDAR is ignored.

To transfer data in word (2-byte), longword (4-byte), or 16-byte unit, specify the address with 2-byte, 4-byte, or 16-byte address boundary respectively.

RDAR is initialized to H'00000000 by a power-on reset and retains the value in manual reset, software standby mode, and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1	1	1	1	-	-	-	-	1	1	1	1	1	1	-
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	1	1	-	-	-	-	-	-	-	-	-	-	-
Initial value: R/W:	0 R/W															

## 9.3.7 DMA Reload Transfer Count Registers (RDMATCR)

The DMA reload transfer count registers (RDMATCR) are 32-bit readable/writable registers.

When the reload function is enabled, the RDMATCR value is written to the transfer count register (DMATCR) at the end of the current DMA transfer. In this case, a new value for the next DMA transfer can be preset in RDMATCR during the current DMA transfer. When the reload function is disabled, RDMATCR is ignored.

The upper eight bits of RDMATCR are always read as 0, and the write value should always be 0.

As in DMATCR, the transfer count is 1 when the setting is H'00000001, 16,777,215 when H'00FFFFFF is set, and 16,777,216 (the maximum) when H'000000000 is set. To transfer data in 16 bytes, one 16-byte transfer (128 bits) counts one.

RDMATCR is initialized to H'00000000 by a power-on reset and retains the value in manual reset, software standby mode, and module standby mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	1	1	-	-	-	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	-	1	1	1	1	1	-	-	-	1	-	-	1	1	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

## 9.3.8 DMA Operation Register (DMAOR)

The DMA operation register (DMAOR) is a 16-bit readable/writable register that specifies the priority level of channels at the DMA transfer. This register also shows the DMA transfer status.

DMAOR is initialized to H'00000000 by a power-on reset and retains the value in manual reset, software standby mode, and module standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	-	СМ	S[1:0]	-	-	PR	[1:0]	-	-	-	-	-	AE	NMIF	DME
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R	R	R	R/(W)*	R/(W)*	R/W

Note: \* Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15, 14		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	CMS[1:0]	00	R/W	Cycle Steal Mode Select
				These bits select either normal mode or intermittent mode in cycle steal mode.
				It is necessary that the bus modes of all channels be set to cycle steal mode to make the intermittent mode valid.
				00: Normal mode
				01: Setting prohibited
				10: Intermittent mode 16
				Executes one DMA transfer for every 16 cycles of $B\phi$ clock.
				11: Intermittent mode 64
				Executes one DMA transfer for every 64 cycles of B $\phi$ clock.
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9, 8	PR[1:0]	00	R/W	Priority Mode
				These bits select the priority level between channels when there are transfer requests for multiple channels simultaneously.
				00: Fixed mode 1: CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7
				01: Fixed mode 2: CH0 > CH4 > CH1 > CH5 > CH2 > CH6 > CH3 > CH7
				10: Setting prohibited
				11: Round-robin mode (only supported in CH0 to CH3)
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	AE	0	R/(W)*	Address Error Flag
				Indicates whether an address error has occurred by the DMAC. When this bit is set, even if the DE bit in CHCR and the DME bit in DMAOR are set to 1, DMA transfer is not enabled. This bit can only be cleared by writing 0 after reading 1.
				0: No DMAC address error
				1: DMAC address error occurred
				[Clearing condition]
				<ul> <li>Writing 0 after reading AE = 1</li> </ul>
1	NMIF	0	R/(W)*	NMI Flag
				Indicates that an NMI interrupt occurred. When this bit is set, even if the DE bit in CHCR and the DME bit in DMAOR are set to 1, DMA transfer is not enabled. This bit can only be cleared by writing 0 after reading 1.
				When the NMI is input, the DMA transfer in progress can be done in one transfer unit. Even if the NMI interrupt is input while the DMAC is not in operation, the NMIF bit is set to 1.
				0: No NMI interrupt
				1: NMI interrupt occurred
				[Clearing condition]
				Writing 0 after reading NMIF = 1

Bit	Bit Name	Initial Value	R/W	Description
0	DME	0	R/W	DMA Master Enable
				Enables or disables DMA transfer on all channels. If the DME bit and DE bit in CHCR are set to 1, DMA transfer is enabled.
				However, transfer is enabled only when the TE bit in CHCR of the transfer corresponding channel, the NMIF bit in DMAOR, and the AE bit are all cleared to 0. Clearing the DME bit to 0 can terminate the DMA transfer on all channels.
				0: DMA transfer is disabled on all channels
				1: DMA transfer is enabled on all channels

Note: \* Only 0 can be written to clear the flag after 1 is read.

If the priority mode bits are modified after a DMA transfer, the channel priority is initialized. If fixed mode 2 is specified, the channel priority is specified as CH0 > CH4 > CH1 > CH5 > CH2 > CH6 > CH3 > CH7. If fixed mode 1 is specified, the channel priority is specified as CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7. If the round-robin mode is specified, the transfer end channel is reset.

Table 9.3 show the priority change in each mode (modes 0 to 2) specified by the priority mode bits. In each priority mode, the channel priority to accept the next transfer request may change in up to three ways according to the transfer end channel.

For example, when the transfer end channel is channel 1, the priority of the channel to accept the next transfer request is specified as CH2 > CH3 > CH0 > CH1 > CH4 > CH5 > CH6 > CH7. When the transfer end channel is any one of the channels 4 to 7, round-robin will not be applied and the priority level is not changed at the end of transfer in the channels 4 to 7.

The DMAC internal operation for an address error is as follows:

- No address error: Read (source to DMAC) → Write (DMAC to destination)
- Address error in source address: Nop  $\rightarrow$  Nop
- Address error in destination address: Read → Nop



**Combinations of Priority Mode Bits Table 9.3** 

	Transfer	Transfer Priority Mode			Priority Level at the End of Transfer									
	End	6	Bits	High	•					-	Low			
Mode	CH No.	PR[1]	PR[0]	0	1	2	3	4	5	6	7			
Mode 0 (fixed mode 1)	Any channel	0	0	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7			
Mode 1 (fixed mode 2)	Any channel	0	1	CH0	CH4	CH1	CH5	CH2	CH6	СНЗ	CH7			
Mode 2	CH0	1	1	CH1	CH2	СНЗ	CH0	CH4	CH5	CH6	CH7			
(round-robin mode)	CH1	1	1	CH2	СНЗ	CH0	CH1	CH4	CH5	CH6	CH7			
	CH2	1	1	СНЗ	CH0	CH1	CH2	CH4	CH5	CH6	CH7			
	CH3	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7			
	CH4	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7			
	CH5	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7			
	CH6	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7			
	CH7	1	1	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7			

## 9.3.9 DMA Extension Resource Selectors 0 to 3 (DMARS0 to DMARS3)

The DMA extension resource selectors (DMARS) are 16-bit readable/writable registers that specify the DMA transfer sources from peripheral modules in each channel. DMARS0 is for channels 0 and 1, DMARS1 is for channels 2 and 3, DMARS2 is for channels 4 and 5, and DMARS3 is for channels 6 and 7. Table 9.4 shows the specifiable combinations.

DMARS can specify transfer requests from eight SCIF sources, two IIC3 sources, two A/D converter sources, five MTU2 sources, and two CMT sources.

DMARS is initialized to H'00000000 by a power-on reset and retains the value in manual reset, software standby mode, and module standby mode.

#### DMARS0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH1 M	1ID[5:0]			CH1 R	ID[1:0]			CH0 N	/IID[5:0]			CH0 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### • DMARS1

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH3 N	1ID[5:0]			CH3 F	RID[1:0]			CH2 N	/IID[5:0]			CH2 R	ID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### DMARS2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH5 M	1ID[5:0]			CH5 R	ID[1:0]			CH4 N	/IID[5:0]			CH4 F	IID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DMARS3

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CH7 M	1ID[5:0]			CH7 R	RID[1:0]			CH6 N	/IID[5:0]			CH6 F	RID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Transfer requests from the various modules specify MID and RID as shown in table 9.4.

**Table 9.4 DMARS Settings** 

Peripheral Module	Setting Value for One Channel ({MID, RID})	MID	RID	Function
SCIF_0	H'81	B'100000	B'01	Transmit
	H'82		B'10	Receive
SCIF_1	H'85	B'100001	B'01	Transmit
	H'86		B'10	Receive
SCIF_2	H'89	B'100010	B'01	Transmit
	H'8A		B'10	Receive
SCIF_3	H'8D	B'100011	B'01	Transmit
	H'8E		B'10	Receive
IIC3	H'A1	B'101000	B'01	Transmit
	H'A2		B'10	Receive
A/D converter_0	H'B3	B'101100	B'11	_
A/D converter_1	H'B7	B'101101	B'11	
MTU2_0	H'E3	B'111000	B'11	<del></del>
MTU2_1	H'E7	B'111001	B'11	
MTU2_2	H'EB	B'111010	B'11	<del></del>
MTU2_3	H'EF	B'111011	B'11	<del></del>
MTU2_4	H'F3	B'111100	B'11	
CMT_0	H'FB	B'111110	B'11	_
CMT_1	H'FF	B'111111	B'11	_

When MID or RID other than the values listed in table 9.4 is set, the operation of this LSI is not guaranteed. The transfer request from DMARS is valid only when the resource select bits (RS[3:0]) in CHCR0 to CHCR7 have been set to B'1000. Otherwise, even if DMARS has been set, the transfer request source is not accepted.

## 9.4 Operation

When there is a DMA transfer request, the DMAC starts the transfer according to the predetermined channel priority order; when the transfer end conditions are satisfied, it ends the transfer. Transfers can be requested in three modes: auto request, external request, and on-chip peripheral module request. In bus mode, the burst mode or the cycle steal mode can be selected.

#### 9.4.1 Transfer Flow

After the DMA source address registers (SAR), DMA destination address registers (DAR), DMA transfer count registers (DMATCR), DMA channel control registers (CHCR), DMA operation register (DMAOR), and DMA extension resource selector (DMARS) are set for the target transfer conditions, the DMAC transfers data according to the following procedure:

- 1. Checks to see if transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0)
- 2. When a transfer request comes and transfer is enabled, the DMAC transfers one transfer unit of data (depending on the TS0 and TS1 settings). For an auto request, the transfer begins automatically when the DE bit and DME bit are set to 1. The DMATCR value will be decremented by 1 for each transfer. The actual transfer flows vary by address mode and bus mode.
- 3. When half of the specified transfer count is exceeded (when DMATCR reaches half of the initial value), an HEI interrupt is sent to the CPU if the HIE bit in CHCR is set to 1.
- 4. When transfer has been completed for the specified count (when DMATCR reaches 0), the transfer ends normally. If the IE bit in CHCR is set to 1 at this time, a DEI interrupt is sent to the CPU.
- 5. When an address error in the DMAC or an NMI interrupt is generated, the transfer is terminated. Transfers are also terminated when the DE bit in CHCR or the DME bit in DMAOR is cleared to 0.

Figure 9.2 is a flowchart of this procedure.




Figure 9.2 DMA Transfer Flowchart

## 9.4.2 DMA Transfer Requests

DMA transfer requests are basically generated in either the data transfer source or destination, but they can also be generated in external devices and on-chip peripheral modules that are neither the transfer source nor destination.

Transfers can be requested in three modes: auto request, external request, and on-chip peripheral module request. The request mode is selected by the RS[3:0] bits in CHCR\_0 to CHCR\_7 and DMARS0 to DMARS3.

### (1) Auto-Request Mode

When there is no transfer request signal from an external source, as in a memory-to-memory transfer or a transfer between memory and an on-chip peripheral module unable to request a transfer, the auto-request mode allows the DMAC to automatically generate a transfer request signal internally. When the DE bits in CHCR\_0 to CHCR\_7 and the DME bit in DMAOR are set to 1, the transfer begins so long as the TE bits in CHCR\_0 to CHCR\_7, and the AE and NMIF bits in DMAOR are 0.

### (2) External Request Mode

In this mode a transfer is performed at the request signals (DREQ0 to DREQ3) of an external device. Choose one of the modes shown in table 9.5 according to the application system. When the DMA transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0), DMA transfer is performed upon a request at the DREQ input.

**Table 9.5** Selecting External Request Modes with the RS Bits

RS[3]	RS[2]	RS[1]	RS[0]	Address Mode	Transfer Source	Transfer Destination
0	0	0	0	Dual address mode	Any	Any
0	0	1	0	Single address mode	External memory, memory-mapped external device	External device with DACK
			1	-	External device with DACK	External memory, memory-mapped external device

Choose to detect DREQ by either the edge or level of the signal input with the DL and DS bits in CHCR\_0 to CHCR\_3 as shown in table 9.6. The source of the transfer request does not have to be the data transfer source or destination.



Selecting External Request Detection with DL and DS Bits **Table 9.6** 

#### **CHCR**

DL bit	DS bit	Detection of External Request
0	0	Low level detection
	1	Falling edge detection
1	0	High level detection
	1	Rising edge detection

When DREQ is accepted, the DREQ pin enters the request accept disabled state (non-sensitive period). After issuing acknowledge DACK signal for the accepted DREQ, the DREQ pin again enters the request accept enabled state.

When DREQ is used by level detection, there are following two cases by the timing to detect the next DREQ after outputting DACK.

Overrun 0: Transfer is terminated after the same number of transfer has been performed as requests.

Overrun 1: Transfer is terminated after transfers have been performed for (the number of requests plus 1) times.

The DO bit in CHCR selects this overrun 0 or overrun 1.

**Table 9.7 Selecting External Request Detection with DO Bit** 

#### **CHCR**

DO bit	External Request
0	Overrun 0
1	Overrun 1

### (3) On-Chip Peripheral Module Request

In this mode, the transfer is performed in response to the DMA transfer request signal from an onchip peripheral module.

Signals that request DMA transfer from on-chip peripheral modules include transmit FIFO data empty and receive FIFO data full from the SCIF, transmit data empty and receive data full from the IIC3, A/D conversion end transfer requests from the A/D converter, input capture/compare match from the MTU2, and compare match from the CMT.

When a transfer request signal is sent in on-chip peripheral module request mode while DMA transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, and NMIF = 0), DMA transfer is performed.

When the transmit FIFO data empty from the SCIF is selected, specify the transfer destination as the corresponding SCIF transmit FIFO data register. Likewise, when the receive FIFO data full from the SCIF is selected, specify the transfer source as the corresponding SCIF receive FIFO data register. When the transmit data empty from IIC3 is selected as the transfer request, the transfer destination must be ICDRT; when the receive data full from IIC3 is selected as the transfer request, the transfer source must be ICDRR. When a transfer request is set to the end of A/D conversion by the A/D converter, the transfer source must be the A/D data register (ADDR). Any address can be specified for data transfer source and destination when a transfer request is set to an input capture/compare match from the MTU2 or compare match from the CMT.

Table 9.8 Selecting On-Chip Peripheral Module Request Modes with RS3 to RS0 Bits

CHCR	CHCR DMARS		DMA Transfer				
RS[3:0]	MID	RID	Request Source	DMA Transfer Request Signal	Transfer Source	Transfer Destination	Bus Mode
1000	100000	01	SCIF_0 transmit	TXI0 (transmit FIFO data empty)	Any	SCFTDR_0	Cycle
		10	SCIF_0 receive	RXI0 (receive FIFO data full)	SCFRDR_0	Any	steal
	100001	01	SCIF_1 transmit	TXI1 (transmit FIFO data empty)	Any	SCFTDR_1	-
		10	SCIF_1 receive	RXI1 (receive FIFO data full)	SCFRDR_1	Any	-
	100010	01	SCIF_2 transmit	TXI2 (transmit FIFO data empty)	Any	SCFTDR_2	-
		10	SCIF_2 receive	RXI2 (receive FIFO data full)	SCFRDR_2	Any	•
	100011	01	SCIF_3 transmit	TXI3 (transmit FIFO data empty)	Any	SCFTDR_3	-
		10	SCIF_3 receive	RXI3 (receive FIFO data full)	SCFRDR_3	Any	•
	101000	01	IIC3 transmit	TXI (transmit data empty)	Any	ICDRT	Cycle
		10	IIC3 receive	RXI (receive data full)	ICDRR	Any	steal
	101100	11	A/D converter_0	ADI0 (A/D conversion end)	ADDR0	Any	Cycle
	101101	11	A/D converter_1	ADI1 (A/D conversion end)	ADDR1	Any	steal
	111000	11	MTU2_0	TGI0A (input capture/compare match)	Any	Any	Cycle steal or
	111001	11	MTU2_1	TGI1A (input capture/compare match)	Any	Any	burst
	111010	11	MTU2_2	TGI2A (input capture/compare match)	Any	Any	-
	111011	11	MTU2_3	TGI3A (input capture/compare match)	Any	Any	-
	111100	11	MTU2_4	TGI4A (input capture/compare match)	Any	Any	-
	111110	11	CMT_0	CMI0 (compare match)	Any	Any	Cycle
	111111	11	CMT_1	CMI1 (compare match)	Any	Any	steal or burst

## 9.4.3 Channel Priority

When the DMAC receives simultaneous transfer requests on two or more channels, it selects a channel according to a predetermined priority order. Three modes (fixed mode 1, fixed mode 2, and round-robin mode) are selected using the PR1 and PR0 bits in DMAOR.

#### (1) Fixed Mode

In fixed modes, the priority levels among the channels remain fixed. There are two kinds of fixed modes as follows:

Fixed mode 1: CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7

Fixed mode 2: CH0 > CH4 > CH1 > CH5 > CH2 > CH6 > CH3 > CH7

These are selected by the PR1 and PR0 bits in the DMA operation register (DMAOR).

#### (2) Round-Robin Mode

Each time one unit of word, byte, longword, or 16 bytes is transferred on one channel, the priority order is rotated. The channel on which the transfer was just finished is rotated to the lowest of the priority order among the four round-robin channels (channels 0 to 4). The priority of the channels other than the round-robin channels (channels 0 to 4) does not change even in round-robin mode. The round-robin mode operation is shown in figure 9.3. The priority in round-robin mode is CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7 immediately after a reset.

When the round-robin mode has been specified, do not concurrently specify cycle steal mode and burst mode as the bus modes of any two or more channels.




Figure 9.3 Round-Robin Mode

Figure 9.4 shows how the priority order changes when channel 0 and channel 3 transfers are requested simultaneously and a channel 1 transfer is requested during the channel 0 transfer. The DMAC operates as follows:

- 1. Transfer requests are generated simultaneously to channels 0 and 3.
- 2. Channel 0 has a higher priority, so the channel 0 transfer begins first (channel 3 waits for transfer).
- 3. A channel 1 transfer request occurs during the channel 0 transfer (channels 1 and 3 are both waiting)
- 4. When the channel 0 transfer ends, channel 0 is given the lowest priority among the round-robin channels.
- 5. At this point, channel 1 has a higher priority than channel 3, so the channel 1 transfer begins (channel 3 waits for transfer).
- 6. When the channel 1 transfer ends, channel 1 is given the lowest priority among the round-robin channels.
- 7. The channel 3 transfer begins.
- 8. When the channel 3 transfer ends, channels 3 and 2 are lowered in priority so that channel 3 is given the lowest priority among the round-robin channels.




Figure 9.4 Changes in Channel Priority in Round-Robin Mode

#### 9.4.4 **DMA Transfer Types**

**Transfer Source** 

DMA transfer has two types; single address mode transfer and dual address mode transfer. They depend on the number of bus cycles of access to the transfer source and destination. A data transfer timing depends on the bus mode, which is the cycle steal mode or burst mode. The DMAC supports the transfers shown in table 9.9.

**External** 

Memory

**Supported DMA Transfers Table 9.9** 

**External Device** 

with DACK

	Memory-Mapped	On-Chip	On-Chip
	External Device	Peripheral Module	Memory
)	Dual, single	Not available	Not available

External device with DACK	Not available	Dual, single	Dual, single	Not available	Not available
External memory	Dual, single	Dual	Dual	Dual	Dual
Memory-mapped external device	Dual, single	Dual	Dual	Dual	Dual
On-chip peripheral module	Not available	Dual	Dual	Dual	Dual
On-chip memory	Not available	Dual	Dual	Dual	Dual

**Transfer Destination** 

Notes: 1. Dual: Dual address mode

2. Single: Single address mode

3. 16-byte transfer is available only for on-chip peripheral modules that support longword access.

#### (1) Address Modes

#### (a) Dual Address Mode

In dual address mode, both the transfer source and destination are accessed (selected) by an address. The transfer source and destination can be located externally or internally.

DMA transfer requires two bus cycles because data is read from the transfer source in a data read cycle and written to the transfer destination in a data write cycle. At this time, transfer data is temporarily stored in the DMAC. In the transfer between external memories as shown in figure 9.5, data is read to the DMAC from one external memory in a data read cycle, and then that data is written to the other external memory in a data write cycle.




Figure 9.5 Data Flow of Dual Address Mode

Auto request, external request, and on-chip peripheral module request are available for the transfer request. DACK can be output in read cycle or write cycle in dual address mode. The AM bit in the channel control register (CHCR) can specify whether the DACK is output in read cycle or write cycle.

Figure 9.6 shows an example of DMA transfer timing in dual address mode.




Figure 9.6 Example of DMA Transfer Timing in Dual Mode (Transfer Source: Normal Memory, Transfer Destination: Normal Memory)

### (b) Single Address Mode

In single address mode, both the transfer source and destination are external devices, either of them is accessed (selected) by the DACK signal, and the other device is accessed by an address. In this mode, the DMAC performs one DMA transfer in one bus cycle, accessing one of the external devices by outputting the DACK transfer request acknowledge signal to it, and at the same time outputting an address to the other device involved in the transfer. For example, in the case of transfer between external memory and an external device with DACK shown in figure 9.7, when the external device outputs data to the data bus, that data is written to the external memory in the same bus cycle.




Figure 9.7 Data Flow in Single Address Mode

Two kinds of transfer are possible in single address mode: (1) transfer between an external device with DACK and a memory-mapped external device, and (2) transfer between an external device with DACK and external memory. In both cases, only the external request signal (DREQ) is used for transfer requests.

Figure 9.8 shows an example of DMA transfer timing in single address mode.




Figure 9.8 Example of DMA Transfer Timing in Single Address Mode

## (2) Bus Modes

There are two bus modes; cycle steal and burst. Select the mode by the TB bits in the channel control registers (CHCR).

## (a) Cycle Steal Mode

#### Normal mode

In normal mode of cycle steal, the bus mastership is given to another bus master after a one-transfer-unit (byte, word, longword, or 16-byte unit) DMA transfer. When another transfer request occurs, the bus mastership is obtained from another bus master and a transfer is performed for one transfer unit. When that transfer ends, the bus mastership is passed to another bus master. This is repeated until the transfer end conditions are satisfied.

The cycle-steal normal mode can be used for any transfer section; transfer request source, transfer source, and transfer destination.

Figure 9.9 shows an example of DMA transfer timing in cycle-steal normal mode. Transfer conditions shown in the figure are;

- Dual address mode
- DREQ low level detection






Figure 9.9 DMA Transfer Example in Cycle-Steal Normal Mode (Dual Address, DREQ Low Level Detection)

Intermittent Mode 16 and Intermittent Mode 64

In intermittent mode of cycle steal, DMAC returns the bus mastership to other bus master whenever a unit of transfer (byte, word, longword, or 16 bytes) is completed. If the next transfer request occurs after that, DMAC obtains the bus mastership from other bus master after waiting for 16 or 64 cycles of B $\phi$  clock. DMAC then transfers data of one unit and returns the bus mastership to other bus master. These operations are repeated until the transfer end condition is satisfied. It is thus possible to make lower the ratio of bus occupation by DMA transfer than the normal mode of cycle steal.

When DMAC obtains again the bus mastership, DMA transfer may be postponed in case of entry updating due to cache miss.

The cycle-steal intermittent mode can be used for any transfer section; transfer request source, transfer source, and transfer destination. The bus modes, however, must be cycle steal mode in all channels.

Figure 9.10 shows an example of DMA transfer timing in cycle-steal intermittent mode. Transfer conditions shown in the figure are;

- Dual address mode
- DREQ low level detection




Figure 9.10 Example of DMA Transfer in Cycle-Steal Intermittent Mode (Dual Address, DREQ Low Level Detection)

#### **Burst Mode (b)**

In burst mode, once the DMAC obtains the bus mastership, it does not release the bus mastership and continues to perform transfer until the transfer end condition is satisfied. In external request mode with low level detection of the DREQ pin, however, when the DREQ pin is driven high, the bus mastership is passed to another bus master after the DMAC transfer request that has already been accepted ends, even if the transfer end conditions have not been satisfied.

Figure 9.11 shows DMA transfer timing in burst mode.




Figure 9.11 DMA Transfer Example in Burst Mode (Dual Address, DREQ Low Level Detection)

#### **(3)** Relationship between Request Modes and Bus Modes by DMA Transfer Category

Table 9.10 shows the relationship between request modes and bus modes by DMA transfer category.

Table 9.10 Relationship of Request Modes and Bus Modes by DMA Transfer Category

Address Mode	Transfer Category	Request Mode	Bus Mode	Transfer Size (Bits)	Usable Channels
Dual	External device with DACK and external memory	External	B/C	8/16/32/128	0 to 3
	External device with DACK and memory-mapped external device	External	B/C	8/16/32/128	0 to 3
	External memory and external memory	All* <sup>4</sup>	B/C	8/16/32/128	0 to 7*3
	External memory and memory-mapped external device	All* <sup>4</sup>	B/C	8/16/32/128	0 to 7*3
	Memory-mapped external device and memory-mapped external device	All* <sup>4</sup>	B/C	8/16/32/128	0 to 7*3
	External memory and on-chip peripheral module	All*1	B/C*5	8/16/32/128*2	0 to 7*3
	Memory-mapped external device and on-chip peripheral module	All* <sup>1</sup>	B/C*5	8/16/32/128*2	0 to 7*3
	On-chip peripheral module and on-chip peripheral module	All*1	B/C*5	8/16/32/128*2	0 to 7*3
	On-chip memory and on-chip memory	All* <sup>4</sup>	B/C	8/16/32/128	0 to 7*3
	On-chip memory and memory-mapped external device	All* <sup>4</sup>	B/C	8/16/32/128	0 to 7*3
	On-chip memory and on-chip peripheral module	All*1	B/C*5	8/16/32/128*2	0 to 7*3
	On-chip memory and external memory	All* <sup>4</sup>	B/C	8/16/32/128	0 to 7*3
Single	External device with DACK and external memory	External	B/C	8/16/32/128	0 to 3
	External device with DACK and memory-mapped external device	External	B/C	8/16/32/128	0 to 3

[Legend]

B: Burst

C: Cycle steal

- Notes: 1. External requests, auto requests, and on-chip peripheral module requests are all available. However, in the case of internal module request, along with the exception of MTU2 and CMT as the transfer request source, the requesting module must be designated as the transfer source or the transfer destination.
  - 2. Access size permitted for the on-chip peripheral module register functioning as the transfer source or transfer destination.
  - 3. If the transfer request is an external request, channels 0 to 3 are only available.
  - 4. External requests, auto requests, and on-chip peripheral module requests are all available. In the case of on-chip peripheral module requests, however, the CMT and MTU2 are only available.
  - 5. In the case of internal module request, only cycle steal except for the MTU2 and CMT as the transfer request source.



### (4) Bus Mode and Channel Priority

In priority fixed mode (CH0 > CH1), when channel 1 is transferring data in burst mode and a request arrives for transfer on channel 0, which has higher-priority, the data transfer on channel 0 will begin immediately. In this case, if the transfer on channel 0 is also in burst mode, the transfer on channel 1 will only resume on completion of the transfer on channel 0.

When channel 0 is in cycle steal mode, one transfer-unit of data on this channel, which has the higher priority, is transferred. Data is then transferred continuously to channel 1 without releasing the bus. The bus mastership will then switch between the two in this order: channel 0, channel 1, channel 0, channel 1, etc. That is, the CPU cycle after the data transfer in cycle steal mode is replaced with a burst-mode transfer cycle (priority execution of burst-mode cycle). An example of this is shown in figure 9.12.

When multiple channels are in burst mode, data transfer on the channel that has the highest priority is given precedence. When DMA transfer is being performed on multiple channels, the bus mastership is not released to another bus-master device until all of the competing burst-mode transfers have been completed.




Figure 9.12 Bus State when Multiple Channels are Operating

In round-robin mode, the priority changes as shown in figure 9.3. Note that channels in cycle steal and burst modes must not be mixed.

## 9.4.5 Number of Bus Cycles and DREQ Pin Sampling Timing

### (1) Number of Bus Cycles

When the DMAC is the bus master, the number of bus cycles is controlled by the bus state controller (BSC) in the same way as when the CPU is the bus master. For details, see section 8, Bus State Controller (BSC).

## (2) DREQ Pin Sampling Timing

Figures 9.13 to 9.16 show the DREQ input sampling timings in each bus mode.




Figure 9.13 Example of DREQ Input Detection in Cycle Steal Mode Edge Detection




Figure 9.14 Example of DREQ Input Detection in Cycle Steal Mode Level Detection




Figure 9.15 Example of DREQ Input Detection in Burst Mode Edge Detection




Figure 9.16 Example of DREQ Input Detection in Burst Mode Level Detection

Figure 9.17 shows the TEND output timing.




Figure 9.17 Example of DMA Transfer End Signal Timing (Cycle Steal Mode Level Detection)

The unit of the DMA transfer is divided into multiple bus cycles when 16-byte transfer is performed for an 8-bit, 16-bit, or 32-bit external device, when longword access is performed for an 8-bit or 16-bit external device, or when word access is performed for an 8-bit external device.

When a setting is made so that the DMA transfer size is divided into multiple bus cycles and the  $\overline{\text{CS}}$  signal is negated between bus cycles, note that DACK and TEND are divided like the  $\overline{\text{CS}}$  signal for data alignment as shown in figure 9.18. Also, the DREQ sampling may not be detected correctly with divided DACK, and one extra overrun may occur at maximum. Use a setting that does not divide DACK or specify a transfer size smaller than the external device bus width if DACK is divided.




Figure 9.18 BSC Normal Memory Access (No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)

# Section 10 Multi-Function Timer Pulse Unit 2 (MTU2)

This LSI has an on-chip multi-function timer pulse unit 2 (MTU2) that comprises six 16-bit timer channels.

#### 10.1 Features

- Maximum 16 pulse input/output lines and three pulse input lines
- Selection of eight counter input clocks for each channel (four clocks for channel 5)
- The following operations can be set for channels 0 to 4:
  - Waveform output at compare match
  - Input capture function
  - Counter clear operation
  - Multiple timer counters (TCNT) can be written to simultaneously
  - Simultaneous clearing by compare match and input capture is possible
  - Register simultaneous input/output is possible by synchronous counter operation
  - A maximum 12-phase PWM output is possible in combination with synchronous operation However, waveform output by compare match for channel 5 is not possible.
- Buffer operation settable for channels 0, 3, and 4
- Phase counting mode settable independently for each of channels 1 and 2
- Cascade connection operation
- Fast access via internal 16-bit bus
- 28 interrupt sources
- Automatic transfer of register data
- A/D converter start trigger can be generated
- Module standby mode can be settable
- A total of six-phase waveform output, which includes complementary PWM output, and positive and negative phases of reset PWM output by interlocking operation of channels 3 and 4, is possible.
- AC synchronous motor (brushless DC motor) drive mode using complementary PWM output and reset PWM output is settable by interlocking operation of channels 0, 3, and 4, and the selection of two types of waveform outputs (chopping and level) is possible.
- Dead time compensation counter available in channel 5
- In complementary PWM mode, interrupts at the crest and trough of the counter value and A/D converter start triggers can be skipped.

**Table 10.1 MTU2 Functions** 

Item		Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
Count clos	ck	Pφ/1 Pφ/4 Pφ/16 Pφ/64 TCLKA TCLKB TCLKC	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/256 TCLKA TCLKB	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/1024 TCLKA TCLKB TCLKC	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/256 Pφ/1024 TCLKA TCLKB	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/256 Pφ/1024 TCLKA TCLKB	Pφ/1 Pφ/4 Pφ/16 Pφ/64
General re	egisters	TGRA_0 TGRB_0 TGRE_0	TGRA_1 TGRB_1	TGRA_2 TGRB_2	TGRA_3 TGRB_3	TGRA_4 TGRB_4	TGRU_5 TGRV_5 TGRW_5
General re buffer regi	•	TGRC_0 TGRD_0 TGRF_0	_	_	TGRC_3 TGRD_3	TGRC_4 TGRD_4	_
I/O pins		TIOCOA TIOCOB TIOCOC TIOCOD	TIOC1A TIOC1B	TIOC2A TIOC2B	TIOC3A TIOC3B TIOC3C TIOC3D	TIOC4A TIOC4B TIOC4C TIOC4D	Input pins TIC5U TIC5V TIC5W
Counter cl function	ear	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	_
match output	1 output	V	√	√	V	√	_
odiput	Toggle output	V	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	_
Input capte function	ure	V	V	V	√	V	V
Synchrono	ous	V	V	V	√	V	_
PWM mod	le 1	$\sqrt{}$	V	V	V	V	_
PWM mod	le 2	V	√	√	_	_	_
Compleme PWM mod	=	_	_	_	V	V	_
Reset PW	M mode	_	_	_	V	√	_
AC synchr		√		_	√	√	

Item	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
Phase counting mode	_	√	$\sqrt{}$	_	_	_
Buffer operation	√	_	_	√	V	_
Dead time compensation counter function	_	_	_	_	_	V
DMAC activation	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture and TCNT overflow or underflow	TGR compare match or input capture
A/D converter start trigger	TGRA_0 compare match or input capture TGRE_0 compare match	TGRA_1 compare match or input capture	TGRA_2 compare match or input capture	TGRA_3 compare match or input capture	TGRA_4 compare match or input capture TCNT_4 underflow (trough) in complement ary PWM mode	

Item Channel 0		Channel 1 Channel 2		Channel 3	Channel 4	Channel 5	
Interrupt sources	7 sources	4 sources	4 sources	5 sources	5 sources	3 sources	
	<ul> <li>Compare match or input capture</li> <li>0A</li> </ul>	<ul> <li>Compare match or input capture</li> <li>1A</li> </ul>	<ul> <li>Compare match or input capture 2A</li> </ul>	<ul> <li>Compare match or input capture</li> <li>3A</li> </ul>	<ul> <li>Compare match or input capture</li> <li>4A</li> </ul>	<ul> <li>Compare match or input capture</li> <li>5U</li> </ul>	
	<ul> <li>Compare match or input capture</li> <li>0B</li> </ul>	<ul> <li>Compare match or input capture</li> <li>1B</li> </ul>	<ul> <li>Compare match or input capture</li> <li>2B</li> </ul>	<ul> <li>Compare match or input capture</li> <li>3B</li> </ul>	<ul> <li>Compare match or input capture</li> <li>4B</li> </ul>	<ul> <li>Compare match or input capture</li> <li>5V</li> </ul>	
	<ul> <li>Compare match or input capture 0C</li> <li>Compare match or input capture 0D</li> <li>Compare match 0F</li> </ul>	<ul><li>Overflow</li><li>Underflow</li></ul>	<ul><li>Overflow</li><li>Underflow</li></ul>	<ul> <li>Compare match or input capture 3C</li> <li>Compare match or input capture 3D</li> <li>Overflow</li> </ul>	match or input capture 4C	Compare match or input capture 5W	
	<ul><li>Compare match 0F</li><li>Overflow</li></ul>				underflow		

Item	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5
A/D converter start request delaying function					A/D converter start request at a match between TADCOR A_4 and TCNT_4  A/D converter start request at a match between TADCOR B_4 and TCNT_4  B_4 and TCNT_4	
Interrupt skipping function	_	_	_	<ul> <li>Skips TGRA_ compar match interrup</li> </ul>	e interrupts	_

# [Legend]

√<sub>:</sub> Possible

—: Not possible

Figure 10.1 shows a block diagram of the MTU2.




Figure 10.1 Block Diagram of MTU2

# 10.2 Input/Output Pins

**Table 10.2 Pin Configuration** 

Channel	Pin Name	· I/O	Function
Common	TCLKA	Input	External clock A input pin (Channel 1 phase counting mode A phase input)
	TCLKB	Input	External clock B input pin (Channel 1 phase counting mode B phase input)
	TCLKC	Input	External clock C input pin (Channel 2 phase counting mode A phase input)
	TCLKD	Input	External clock D input pin (Channel 2 phase counting mode B phase input)
0	TIOC0A	I/O	TGRA_0 input capture input/output compare output/PWM output pin
	TIOC0B	I/O	TGRB_0 input capture input/output compare output/PWM output pin
	TIOC0C	I/O	TGRC_0 input capture input/output compare output/PWM output pin
	TIOC0D	I/O	TGRD_0 input capture input/output compare output/PWM output pin
1	TIOC1A	I/O	TGRA_1 input capture input/output compare output/PWM output pin
	TIOC1B	I/O	TGRB_1 input capture input/output compare output/PWM output pin
2	TIOC2A	I/O	TGRA_2 input capture input/output compare output/PWM output pin
	TIOC2B	I/O	TGRB_2 input capture input/output compare output/PWM output pin
3	TIOC3A	I/O	TGRA_3 input capture input/output compare output/PWM output pin
	TIOC3B	I/O	TGRB_3 input capture input/output compare output/PWM output pin
	TIOC3C	I/O	TGRC_3 input capture input/output compare output/PWM output pin
	TIOC3D	I/O	TGRD_3 input capture input/output compare output/PWM output pin
4	TIOC4A	I/O	TGRA_4 input capture input/output compare output/PWM output pin
	TIOC4B	I/O	TGRB_4 input capture input/output compare output/PWM output pin
	TIOC4C	I/O	TGRC_4 input capture input/output compare output/PWM output pin
	TIOC4D	I/O	TGRD_4 input capture input/output compare output/PWM output pin
5	TIC5U	Input	TGRU_5 input capture input/external pulse input pin
	TIC5V	Input	TGRV_5 input capture input/external pulse input pin
	TIC5W	Input	TGRW_5 input capture input/external pulse input pin

Note: For the pin configuration in complementary PWM mode, see table 10.54 in section 10.4.8, Complementary PWM Mode.

# 10.3 Register Descriptions

The MTU2 has the following registers. For details on register addresses and register states during each process, refer to section 24, List of Registers. To distinguish registers in each channel, an underscore and the channel number are added as a suffix to the register name; TCR for channel 0 is expressed as TCR\_0.

**Table 10.3 Register Descriptions** 

		Abbrevia-		Initial		Access
Channel	Register Name	tion	R/W	value	Address	Size
0	Timer control register_0	TCR_0	R/W	H'00	H'FFFE4300	8
	Timer mode register_0	TMDR_0	R/W	H'00	H'FFFE4301	8
	Timer I/O control register H_0	TIORH_0	R/W	H'00	H'FFFE4302	8
	Timer I/O control register L_0	TIORL_0	R/W	H'00	H'FFFE4303	8
	Timer interrupt enable register_0	TIER_0	R/W	H'00	H'FFFE4304	8
	Timer status register_0	TSR_0	R/W	H'C0	H'FFFE4305	8
	Timer counter_0	TCNT_0	R/W	H'0000	H'FFFE4306	16
	Timer general register A_0	TGRA_0	R/W	H'FFFF	H'FFFE4308	16
	Timer general register B_0	TGRB_0	R/W	H'FFFF	H'FFFE430A	16
	Timer general register C_0	TGRC_0	R/W	H'FFFF	H'FFFE430C	16
	Timer general register D_0	TGRD_0	R/W	H'FFFF	H'FFFE430E	16
	Timer general register E_0	TGRE_0	R/W	H'FFFF	H'FFFE4320	16
	Timer general register F_0	TGRF_0	R/W	H'FFFF	H'FFFE4322	16
	Timer interrupt enable register2_0	TIER2_0	R/W	H'00	H'FFFE4324	8
	Timer status register2_0	TSR2_0	R/W	H'C0	H'FFFE4325	8
	Timer buffer operation transfer mode register_0	TBTM_0	R/W	H'00	H'FFFE4326	8
1	Timer control register_1	TCR_1	R/W	H'00	H'FFFE4380	8
	Timer mode register_1	TMDR_1	R/W	H'00	H'FFFE4381	8
	Timer I/O control register_1	TIOR_1	R/W	H'00	H'FFFE4382	8
	Timer interrupt enable register_1	TIER_1	R/W	H'00	H'FFFE4384	8
	Timer status register_1	TSR_1	R/W	H'C0	H'FFFE4385	8


Channel	Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
1	Timer counter_1	TCNT_1	R/W	H'0000	H'FFFE4386	16
	Timer general register A_1	TGRA_1	R/W	H'FFFF	H'FFFE4388	16
	Timer general register B_1	TGRB_1	R/W	H'FFFF	H'FFFE438A	16
	Timer input capture control register	TICCR	R/W	H'00	H'FFFE4390	8
2	Timer control register_2	TCR_2	R/W	H'00	H'FFFE4000	8
	Timer mode register_2	TMDR_2	R/W	H'00	H'FFFE4001	8
	Timer I/O control register_2	TIOR_2	R/W	H'00	H'FFFE4002	8
	Timer interrupt enable register_2	TIER_2	R/W	H'00	H'FFFE4004	8
	Timer status register_2	TSR_2	R/W	H'C0	H'FFFE4005	8
	Timer counter_2	TCNT_2	R/W	H'0000	H'FFFE4006	16
	Timer general register A_2	TGRA_2	R/W	H'FFFF	H'FFFE4008	16
	Timer general register B_2	TGRB_2	R/W	H'FFFF	H'FFFE400A	16
3	Timer control register_3	TCR_3	R/W	H'00	H'FFFE4200	8
	Timer mode register_3	TMDR_3	R/W	H'00	H'FFFE4202	8
	Timer I/O control register H_3	TIORH_3	R/W	H'00	H'FFFE4204	8
	Timer I/O control register L_3	TIORL_3	R/W	H'00	H'FFFE4205	8
	Timer interrupt enable register_3	TIER_3	R/W	H'00	H'FFFE4208	8
	Timer status register_3	TSR_3	R/W	H'C0	H'FFFE422C	8
	Timer counter_3	TCNT_3	R/W	H'0000	H'FFFE4210	16
	Timer general register A_3	TGRA_3	R/W	H'FFFF	H'FFFE4218	16
	Timer general register B_3	TGRB_3	R/W	H'FFFF	H'FFFE421A	16
	Timer general register C_3	TGRC_3	R/W	H'FFFF	H'FFFE4224	16
	Timer general register D_3	TGRD_3	R/W	H'FFFF	H'FFFE4226	16
	Timer buffer operation transfer mode register_3	TBTM_3	R/W	H'00	H'FFFE4238	8
4	Timer control register_4	TCR_4	R/W	H'00	H'FFFE4201	8
	Timer mode register_4	TMDR_4	R/W	H'00	H'FFFE4203	8
	Timer I/O control register H_4	TIORH_4	R/W	H'00	H'FFFE4206	8
	Timer I/O control register L_4	TIORL_4	R/W	H'00	H'FFFE4207	8

Channel	Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
4	Timer interrupt enable register_4	TIER_4	R/W	H'00	H'FFFE4209	8
	Timer status register_4	TSR_4	R/W	H'C0	H'FFFE422D	8
	Timer counter_4	TCNT_4	R/W	H'0000	H'FFFE4212	16
	Timer general register A_4	TGRA_4	R/W	H'FFFF	H'FFFE421C	16
	Timer general register B_4	TGRB_4	R/W	H'FFFF	H'FFFE421E	16
	Timer general register C_4	TGRC_4	R/W	H'FFFF	H'FFFE4228	16
	Timer general register D_4	TGRD_4	R/W	H'FFFF	H'FFFE422A	16
	Timer buffer operation transfer mode register_4	TBTM_4	R/W	H'00	H'FFFE4239	8
	Timer A/D converter start request control register	TADCR	R/W	H'0000	H'FFFE4240	16
	Timer A/D converter start request cycle set register A_4	TADCORA_4	R/W	H'FFFF	H'FFFE4244	16
	Timer A/D converter start request cycle set register B_4	TADCORB_4	R/W	H'FFFF	H'FFFE4246	16
	Timer A/D converter start request cycle set buffer register A_4	TADCOBRA_4	R/W	H'FFFF	H'FFFE4248	16
	Timer A/D converter start request cycle set buffer register B_4	TADCOBRB_4	R/W	H'FFFF	H'FFFE424A	16
5	Timer control register U_5	TCRU_5	R/W	H'00	H'FFFE4084	8
	Timer control register V_5	TCRV_5	R/W	H'00	H'FFFE4094	8
	Timer control register W_5	TCRW_5	R/W	H'00	H'FFFE40A4	8
	Timer I/O control register U_5	TIORU_5	R/W	H'00	H'FFFE4086	8
	Timer I/O control register V_5	TIORV_5	R/W	H'00	H'FFFE4096	8
	Timer I/O control register W_5	TIORW_5	R/W	H'00	H'FFFE40A6	8
	Timer interrupt enable register_5	TIER_5	R/W	H'00	H'FFFE40B2	8
	Timer status register_5	TSR_5	R/W	H'00	H'FFFE40B0	8
	Timer start register_5	TSTR_5	R/W	H'00	H'FFFE40B4	8
	Timer counter U_5	TCNTU_5	R/W	H'0000	H'FFFE4080	16
	Timer counter V_5	TCNTV_5	R/W	H'0000	H'FFFE4090	16

Channel	Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
5	Timer counter W_5	TCNTW_5	R/W	H'0000	H'FFFE40A0	16
	Timer general register U_5	TGRU_5	R/W	H'FFFF	H'FFFE4082	16
	Timer general register V_5	TGRV_5	R/W	H'FFFF	H'FFFE4092	16
	Timer general register W_5	TGRW_5	R/W	H'FFFF	H'FFFE40A2	16
	Timer compare match clear register	TCNTCMPCLR	R/W	H'00	H'FFFE40B6	8
Common	Timer start register	TSTR	R/W	H'00	H'FFFE4280	8
	Timer synchronous register	TSYR	R/W	H'00	H'FFFE4281	8
	Timer counter synchronous start register	TCSYSTR	R/W	H'00	H'FFFE4282	8
	Timer read/write enable register	TRWER	R/W	H'01	H'FFFE4284	8
Common to 3 and	Timer output master enable register	TOER	R/W	H'C0	H'FFFE420A	8
4	Timer output control register 1	TOCR1	R/W	H'00	H'FFFE420E	8
	Timer output control register 2	TOCR2	R/W	H'00	H'FFFE420F	8
	Timer gate control register	TGCR	R/W	H80	H'FFFE420D	8
	Timer cycle control register	TCDR	R/W	H'FFFF	H'FFFE4214	16
	Timer dead time data register	TDDR	R/W	H'FFFF	H'FFFE4216	16
	Timer subcounter	TCNTS	R	H'0000	H'FFFE4220	16
	Timer cycle buffer register	TCBR	R/W	H'FFFF	H'FFFE4222	16
	Timer interrupt skipping set register	TITCR	R/W	H'00	H'FFFE4230	8
	Timer interrupt skipping counter	TITCNT	R	H'00	H'FFFE4231	8
	Timer buffer transfer set register	TBTER	R/W	H'00	H'FFFE4232	8
	Timer dead time enable register	TDER	R/W	H'01	H'FFFE4234	8
	Timer synchronous clear register	TSYCR	R/W	H'00	H'FFFE4250	8
	Timer waveform control register	TWCR	R/W	H'00	H'FFFE4260	8
	Timer output level buffer register	TOLBR	R/W	H'00	H'FFFE4236	8

#### 10.3.1 **Timer Control Register (TCR)**

The TCR registers are 8-bit readable/writable registers that control the TCNT operation for each channel. The MTU2 has a total of eight TCR registers, one each for channels 0 to 4 and three (TCRU\_5, TCRV\_5, and TCRW\_5) for channel 5. TCR register settings should be conducted only when TCNT operation is stopped.



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 5	CCLR[2:0]	000	R/W	Counter Clear 0 to 2
				These bits select the TCNT counter clearing source. See tables 10.4 and 10.5 for details.
4, 3	CKEG[1:0]	00	R/W	Clock Edge 0 and 1
				These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. $P\phi/4$ both edges = $P\phi/2$ rising edge). If phase counting mode is used on channels 1 and 2, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is $P\phi/4$ or slower. When $P\phi/1$ , or the overflow/underflow of another channel is selected for the input clock, although values can be written, counter operation compiles with the initial value.
				00: Count at rising edge
				01: Count at falling edge
				1x: Count at both edges
2 to 0	TPSC[2:0]	000	R/W	Time Prescaler 0 to 2
				These bits select the TCNT counter clock. The clock source can be selected independently for each channel. See tables 10.6 to 10.9 for details.
	11			

[Legend]

Don't care X:



Table 10.4 CCLR0 to CCLR2 (Channels 0, 3, and 4)

Bit 7 CCLR2	Bit 6 CCLR1	Bit 5 CCLR0	Description
0	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input capture
	1	0	TCNT cleared by TGRB compare match/input capture
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1
1	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRC compare match/input capture*2
	1	0	TCNT cleared by TGRD compare match/input capture*2
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1
	CCLR2	CCLR2 CCLR1  0 0  1	CCLR2         CCLR1         CCLR0           0         0         1           1         0         1           1         0         0           1         0         1

Notes: 1. Synchronous operation is set by setting the SYNC bit in TSYR to 1.

2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

Table 10.5 CCLR0 to CCLR2 (Channels 1 and 2)

Channel	Bit 7 Reserved* <sup>2</sup>	Bit 6 CCLR1	Bit 5 CCLR0	Description
1, 2	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare match/input capture
		1	0	TCNT cleared by TGRB compare match/input capture
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation*1

Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

2. Bit 7 is reserved in channels 1 and 2. It is always read as 0 and cannot be modified.



Table 10.6 TPSC0 to TPSC2 (Channel 0)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
0	0	0	0	Internal clock: counts on Pφ/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Pφ/16
			1	Internal clock: counts on Pφ/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	External clock: counts on TCLKD pin input

**Table 10.7 TPSC0 to TPSC2 (Channel 1)** 

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on Pφ/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Po/16
			1	Internal clock: counts on Po/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on Pø/256
			1	Counts on TCNT_2 overflow/underflow

Note: This setting is ignored when channel 1 is in phase counting mode.

Table 10.8 TPSC0 to TPSC2 (Channel 2)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2	0	0	0	Internal clock: counts on Pφ/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on P
			1	Internal clock: counts on Pφ/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	Internal clock: counts on Pφ/1024

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 10.9 TPSC0 to TPSC2 (Channels 3 and 4)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3, 4	0	0	0	Internal clock: counts on P\psi/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Pφ/16
			1	Internal clock: counts on Po/64
	1	0	0	Internal clock: counts on Pφ/256
			1	Internal clock: counts on Pφ/1024
		1	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input

Table 10.10 TPSC1 and TPSC0 (Channel 5)

Channel	Bit 1 TPSC1	Bit 0 TPSC0	Description
5	0	0 Internal clock: counts on Pφ/1	
		1	Internal clock: counts on Po/4
	1	0	Internal clock: counts on Po/16
		1	Internal clock: counts on Pφ/64

Note: Bits 7 to 2 are reserved in channel 5. These bits are always read as 0. The write value should always be 0.

#### **10.3.2** Timer Mode Register (TMDR)

The TMDR registers are 8-bit readable/writable registers that are used to set the operating mode of each channel. The MTU2 has five TMDR registers, one each for channels 0 to 4. TMDR register settings should be changed only when TCNT operation is stopped.

Bit:	7	6	5	4	3	2	1	0
	-	BFE	BFB	BFA		MD	[3:0]	
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	BFE	0	R/W	Buffer Operation E
				Specifies whether TGRE_0 and TGRF_0 are to operate in the normal way or to be used together for buffer operation.
				TGRF compare match is generated when TGRF is used as the buffer register.
				In channels 1 to 4, this bit is reserved. It is always read as 0 and the write value should always be 0.
				0: TGRE_0 and TGRF_0 operate normally
				<ol> <li>TGRE_0 and TGRF_0 used together for buffer operation</li> </ol>

Bit	Bit Name	Initial Value	R/W	Description
5	BFB	0	R/W	Buffer Operation B
				Specifies whether TGRB is to operate in the normal way, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare is not generated in a mode other than complementary PWM. TGRD compare match is generated in complementary PWM mode. When compare match occurs during the Tb period in complementary PWM mode, TGRD is set. Therefore, set the TGIED bit in the timer interrupt enable register 3/4 (TIER_3/4) to 0.
				In channels 1 and 2, which have no TGRD, bit 5 is reserved. It is always read as 0 and cannot be modified.
				0: TGRB and TGRD operate normally
				1: TGRB and TGRD used together for buffer operation
4	BFA	0	R/W	Buffer Operation A
				Specifies whether TGRA is to operate in the normal way, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare is not generated in a mode other than complementary PWM. TGRC compare match is generated when in complementary PWM mode. When compare match for channel 4 occurs during the Tb period in complementary PWM mode, TGFC is set. Therefore, set the TGIEC bit in the timer interrupt enable register 4 (TIER_4) to 0.
				In channels 1 and 2, which have no TGRC, bit 4 is reserved. It is always read as 0 and cannot be modified.
				0: TGRA and TGRC operate normally
				1: TGRA and TGRC used together for buffer operation
3 to 0	MD[3:0]	0000	R/W	Modes 0 to 3
				These bits are used to set the timer operating mode.
				See table 10.11 for details.



Table 10.11 Setting of Operation Mode by Bits MD0 to MD3

Bit 3 MD3	Bit 2 MD2	Bit 1 MD1	Bit 0 MD0	Description
0	0	0	0	Normal operation
			1	Setting prohibited
		1	0	PWM mode 1
			1	PWM mode 2*1
	1	0	0	Phase counting mode 1*2
			1	Phase counting mode 2*2
		1	0	Phase counting mode 3*2
			1	Phase counting mode 4*2
1	0	0	0	Reset synchronous PWM mode*3
			1	Setting prohibited
		1	Х	Setting prohibited
	1	0	0	Setting prohibited
			1	Complementary PWM mode 1 (transmit at crest)*3
		1	0	Complementary PWM mode 2 (transmit at trough)*3
			1	Complementary PWM mode 2 (transmit at crest and trough)*3

#### [Legend]

X: Don't care

Notes: 1. PWM mode 2 cannot be set for channels 3 and 4.

- 2. Phase counting mode cannot be set for channels 0, 3, and 4.
- 3. Reset synchronous PWM mode, complementary PWM mode can only be set for channel 3. When channel 3 is set to reset synchronous PWM mode or complementary PWM mode, the channel 4 settings become ineffective and automatically conform to the channel 3 settings. However, do not set channel 4 to reset synchronous PWM mode or complementary PWM mode. Reset synchronous PWM mode and complementary PWM mode cannot be set for channels 0, 1, and 2.



#### **10.3.3** Timer I/O Control Register (TIOR)


The TIOR registers are 8-bit readable/writable registers that control the TGR registers. The MTU2 has a total of eleven TIOR registers, two each for channels 0, 3, and 4, one each for channels 1 and 2, and three (TIORU\_5, TIORV\_5, and TIORW\_5) for channel 5.

TIOR should be set while TMDR is set in normal operation, PWM mode, or phase counting mode.

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.


When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

TIORH\_0, TIOR\_1, TIOR\_2, TIORH\_3, TIORH\_4




		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	IOB[3:0]	0000	R/W	I/O Control B0 to B3
				Specify the function of TGRB.
				See the following tables.
				TIORH_0: Table 10.12 TIOR_1: Table 10.14 TIOR_2: Table 10.15 TIORH_3: Table 10.16 TIORH_4: Table 10.18
3 to 0	IOA[3:0]	0000	R/W	I/O Control A0 to A3
				Specify the function of TGRA.
				See the following tables.
				TIORH_0: Table 10.20 TIOR_1: Table 10.22 TIOR_2: Table 10.23 TIORH_3: Table 10.24 TIORH_4: Table 10.26

#### TIORL\_0, TIORL\_3, TIORL\_4



		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	IOD[3:0]	0000	R/W	I/O Control D0 to D3
				Specify the function of TGRD.
				See the following tables.
				TIORL_0: Table 10.13 TIORL_3: Table 10.17 TIORL_4: Table 10.19
3 to 0	IOC[3:0]	0000	R/W	I/O Control C0 to C3
				Specify the function of TGRC.
				See the following tables.
				TIORL_0: Table 10.21 TIORL_3: Table 10.25 TIORL_4: Table 10.27

#### TIORU\_5, TIORV\_5, TIORW\_5



Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4 to 0	IOC[4:0]	00000	R/W	I/O Control C0 to C4
				Specify the function of TGRU_5, TGRV_5, and TGRW_5.
				For details, see table 10.28.

# Table 10.12 TIORH\_0 (Channel 0)

### **Description**

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_0 Function	TIOC0B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	<sup>–</sup> register	Input capture at falling edge
		1	Х	_	Input capture at both edges
	1	Х	Х		Capture input source is channel 1/count clock Input capture at TCNT_1 count-up/count-down

[Legend]

X: Don't care

### Table 10.13 TIORL\_0 (Channel 0)

#### **Description**

Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_0 Function	TIOC0D Pin Function
0	0	0	0	Output	Output retained*1
			1	compare register*²	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1 0	0	0	_	Output retained
			1		Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
				_	1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	Input capture	Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	X	_	Input capture at both edges
	1	Χ	Χ	_	Capture input source is channel 1/count clock
	13				Input capture at TCNT_1 count-up/count-down

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR\_0 is set to 1 and TGRD\_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



# Table 10.14 TIOR\_1 (Channel 1)

### **Description**

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_1 Function	TIOC1B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	<del>_</del>	Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	<del>_</del>	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	_	Input capture at both edges
	1	X	X	_	Input capture at generation of TGRC_0 compare match/input capture

[Legend]

X: Don't care

# Table 10.15 TIOR\_2 (Channel 2)

### **Description**

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_2 Function	TIOC2B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	_	Initial output is 1
			0 output at compare match		
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	_	Input capture at both edges

[Legend]

X: Don't care

# Table 10.16 TIORH\_3 (Channel 3)

### **Description**

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_3 Function	TIOC3B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	_	Initial output is 1
			0 output at compare match		
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	X	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	_	Input capture at both edges

[Legend]

X: Don't care

### Table 10.17 TIORL\_3 (Channel 3)

#### **Description**

Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_3 Function	TIOC3D Pin Function
0	0	0	0	Output	Output retained*1
			1	compare register* <sup>2</sup>	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	<del>_</del>	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Х	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Х	_	Input capture at both edges

## [Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR\_3 is set to 1 and TGRD\_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

# Table 10.18 TIORH\_4 (Channel 4)

## **Description**

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_4 Function	TIOC4B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	<del>-</del>	Initial output is 0
					Toggle output at compare match
	1 0 0	<del>-</del>	Output retained		
		1	1	_	Initial output is 1
					0 output at compare match
			0	_	Initial output is 1
					1 output at compare match
			1	<del>-</del>	Initial output is 1
					Toggle output at compare match
1	Х	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Х	<del>-</del>	Input capture at both edges

[Legend]

X: Don't care

### Table 10.19 TIORL\_4 (Channel 4)

#### **Description**

Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_4 Function	TIOC4D Pin Function
0	0	0	0	Output	Output retained*1
			1	compare register*²	Initial output is 0
				register	0 output at compare match
		1	0	<del>-</del>	Initial output is 0
					1 output at compare match
			1	<del>-</del>	Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Χ	_	Input capture at both edges

#### [Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR\_4 is set to 1 and TGRD\_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



# Table 10.20 TIORH\_0 (Channel 0)

### **Description**

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_0 Function	TIOC0A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	<del>_</del>	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	-	Initial output is 1
					0 output at compare match
		1	0	<del>_</del>	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Х	<del>_</del>	Input capture at both edges
	1	Χ	Х	_	Capture input source is channel 1/count clock
					Input capture at TCNT_1 count-up/count-down

[Legend]

X: Don't care

### Table 10.21 TIORL\_0 (Channel 0)

#### **Description**

Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_0 Function	TIOC0C Pin Function
0	0	0	Output	Output retained*1
		1		Initial output is 0
			register	0 output at compare match
	1	0	_	Initial output is 0
				1 output at compare match
		1	_	Initial output is 0
				Toggle output at compare match
1	0	0	_	Output retained
		1	_	Initial output is 1
				0 output at compare match
	1	0	_	Initial output is 1
				1 output at compare match
		1	_	Initial output is 1
				Toggle output at compare match
0	0	0		Input capture at rising edge
		1	register* <sup>2</sup>	Input capture at falling edge
	1	Χ	_	Input capture at both edges
1	Χ	Χ	<del>_</del>	Capture input source is channel 1/count clock
				Input capture at TCNT_1 count-up/count-down
	0	0 0  1  0  1  1  1  1  1  1  1  1  1	0 0 0 1 1 1 1 1 1 1 1 1 1 X X X	0     0     Output compare register*²       1     0       1

#### [Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR\_0 is set to 1 and TGRC\_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



# Table 10.22 TIOR\_1 (Channel 1)

### **Description**

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_1 Function	TIOC1A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	•	Input capture at rising edge
			1	register	Input capture at falling edge
		1	X	_	Input capture at both edges
	1	Х	Х		Input capture at generation of channel 0/TGRA_0 compare match/input capture

[Legend]

X: Don't care

# Table 10.23 TIOR\_2 (Channel 2)

### **Description**

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_2 Function	TIOC2A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	_	Initial output is 1
			0 output at compare match		
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	_	Input capture at both edges

[Legend]

X: Don't care

# Table 10.24 TIORH\_3 (Channel 3)

### **Description**

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_3 Function	TIOC3A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Χ	<del>-</del>	Input capture at both edges

[Legend]

X: Don't care

### Table 10.25 TIORL\_3 (Channel 3)

#### **Description**

Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_3 Function	TIOC3C Pin Function
0	0	0	0	Output	Output retained*1
			1	register*2 Initial output is 0 0 output at compare match	Initial output is 0
					0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	=	Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Х	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Χ		Input capture at both edges

# [Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR\_3 is set to 1 and TGRC\_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



# Table 10.26 TIORH\_4 (Channel 4)

### **Description**

Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_4 Function	TIOC4A Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
					0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
					Initial output is 1
					Toggle output at compare match
1	X	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
	1 X		_	Input capture at both edges	

[Legend]

X: Don't care

### Table 10.27 TIORL\_4 (Channel 4)

#### **Description**

Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_4 Function	TIOC4C Pin Function
0	0	0	0	Output compare register* <sup>2</sup>	Output retained*1
			1		Initial output is 0
					0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
	1 (		1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
		1	_	Initial output is 1	
					Toggle output at compare match
1	Χ	0	0		Input capture at rising edge
			1	register*2	Input capture at falling edge
		1	Χ	_	Input capture at both edges

#### [Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFA bit in TMDR\_4 is set to 1 and TGRC\_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



### Table 10.28 TIORU\_5, TIORV\_5, and TIORW\_5 (Channel 5)

0

					Description			
Bit 4	Bit 3	Bit 2	Bit 1 IOC1	Bit 0	TGRU_5, TGRV_5, and TGRW_5 Function	TIC5U, TIC5V, and TIC5W Pin Function		
0	0	0	0	0	Compare	Compare match		
				1	match register	Setting prohibited		
			1	Χ	_	Setting prohibited		
		1	Χ	Х	_	Setting prohibited		
	1	Х	Х	Х	_	Setting prohibited		
1	0	0	0	0	Input capture	Setting prohibited		
				1	register - - - -	Input capture at rising edge		
			1	0		Input capture at falling edge		
				1		Input capture at both edges		
		1	Х	Х		Setting prohibited		
	1	0	0	0		Setting prohibited		
				1		Measurement of low pulse width of external input signal		
					_	Capture at trough		
			1	0	-	Measurement of low pulse width of external input signal		
						Capture at crest		
				1		Measurement of low pulse width of external input signal		
					_	Capture at crest and trough		
		1	0	0		Setting prohibited		
				1		Measurement of high pulse width of external input signal		
						Capture at trough		

[Legend]

X: Don't care

signal

signal

Capture at crest

Capture at crest and trough

Measurement of high pulse width of external input

Measurement of high pulse width of external input

#### 10.3.4 **Timer Compare Match Clear Register (TCNTCMPCLR)**

TCNTCMPCLR is an 8-bit readable/writable register that specifies requests to clear TCNTU\_5, TCNTV\_5, and TCNTW\_5. The MTU2 has one TCNTCMPCLR in channel 5.

Bit:	7	6	5	4	3	2	1	0
[	-	-	-	-	-	CMP CLR5U	CMP CLR5V	CMP CLR5W
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	CMPCLR5U	0	R/W	TCNT Compare Clear 5U
				Enables or disables requests to clear TCNTU_5 at TGRU_5 compare match or input capture.
				0: Disables TCNTU_5 to be cleared to H'0000 at TCNTU_5 and TGRU_5 compare match or input capture
				<ol> <li>Enables TCNTU_5 to be cleared to H'0000 at TCNTU_5 and TGRU_5 compare match or input capture</li> </ol>
1	CMPCLR5V	0	R/W	TCNT Compare Clear 5V
				Enables or disables requests to clear TCNTV_5 at TGRV_5 compare match or input capture.
				0: Disables TCNTV_5 to be cleared to H'0000 at TCNTV_5 and TGRV_5 compare match or input capture
				1: Enables TCNTV_5 to be cleared to H'0000 at TCNTV_5 and TGRV_5 compare match or input capture

Bit	Bit Name	Initial Value	R/W	Description
0	CMPCLR5W	0	R/W	TCNT Compare Clear 5W
				Enables or disables requests to clear TCNTW_5 at TGRW_5 compare match or input capture.
				0: Disables TCNTW_5 to be cleared to H'0000 at TCNTW_5 and TGRW_5 compare match or input capture
				1: Enables TCNTW_5 to be cleared to H'0000 at TCNTW_5 and TGRW_5 compare match or input capture

## 10.3.5 Timer Interrupt Enable Register (TIER)

The TIER registers are 8-bit readable/writable registers that control enabling or disabling of interrupt requests for each channel. The MTU2 has seven TIER registers, two for channel 0 and one each for channels 1 to 5.

TIER\_0, TIER\_1, TIER\_2, TIER\_3, TIER\_4



		Initial		
Bit	Bit Name	Value	R/W	Description
7	TTGE	0	R/W	A/D Converter Start Request Enable
				Enables or disables generation of A/D converter start requests by TGRA input capture/compare match.
				0: A/D converter start request generation disabled
				1: A/D converter start request generation enabled

Bit	Bit Name	Initial Value	R/W	Description
6	TTGE2	0	R/W	A/D Converter Start Request Enable 2
				Enables or disables generation of A/D converter start requests by TCNT_4 underflow (trough) in complementary PWM mode.
				In channels 0 to 3, bit 6 is reserved. It is always read as 0 and the write value should always be 0.
				<ol> <li>A/D converter start request generation by TCNT_4 underflow (trough) disabled</li> </ol>
				<ol> <li>A/D converter start request generation by TCNT_4 underflow (trough) enabled</li> </ol>
5	TCIEU	0	R/W	Underflow Interrupt Enable
				Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2.
				In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0 and the write value should always be 0.
				0: Interrupt requests (TCIU) by TCFU disabled
				1: Interrupt requests (TCIU) by TCFU enabled
4	TCIEV	0	R/W	Overflow Interrupt Enable
				Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1.
				0: Interrupt requests (TCIV) by TCFV disabled
				1: Interrupt requests (TCIV) by TCFV enabled
3	TGIED	0	R/W	TGR Interrupt Enable D
				Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4.
				In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0.
				0: Interrupt requests (TGID) by TGFD bit disabled
				1: Interrupt requests (TGID) by TGFD bit enabled

Bit	Bit Name	Initial Value	R/W	Description
2	TGIEC	0	R/W	TGR Interrupt Enable C
				Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4.
				In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0.
				0: Interrupt requests (TGIC) by TGFC bit disabled
				1: Interrupt requests (TGIC) by TGFC bit enabled
1	TGIEB	0	R/W	TGR Interrupt Enable B
				Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1.
				0: Interrupt requests (TGIB) by TGFB bit disabled
				1: Interrupt requests (TGIB) by TGFB bit enabled
0	TGIEA	0	R/W	TGR Interrupt Enable A
				Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1.
				0: Interrupt requests (TGIA) by TGFA bit disabled
				1: Interrupt requests (TGIA) by TGFA bit enabled

# • TIER2\_0

Bit:	7	6	5	4	3	2	1	0
	TTGE2	-	-	-	-	-	TGIEF	TGIEE
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
Біі		value		Description
7	TTGE2	0	R/W	A/D Converter Start Request Enable 2
				Enables or disables generation of A/D converter start requests by compare match between TCNT_0 and TGRE_0.
				<ol> <li>A/D converter start request generation by compare match between TCNT_0 and TGRE_0 disabled</li> </ol>
				<ol> <li>A/D converter start request generation by compare match between TCNT_0 and TGRE_0 enabled</li> </ol>
6 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	TGIEF	0	R/W	TGR Interrupt Enable F
				Enables or disables interrupt requests by compare match between TCNT_0 and TGRF_0.
				0: Interrupt requests (TGIF) by TGFE bit disabled
				1: Interrupt requests (TGIF) by TGFE bit enabled
0	TGIEE	0	R/W	TGR Interrupt Enable E
				Enables or disables interrupt requests by compare match between TCNT_0 and TGRE_0.
				0: Interrupt requests (TGIE) by TGEE bit disabled
				1: Interrupt requests (TGIE) by TGEE bit enabled

# • TIER\_5


Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	TGIE5U	TGIE5V	TGIE5W
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	TGIE5U	0	R/W	TGR Interrupt Enable 5U
				Enables or disables interrupt requests (TGIU_5) by compare match between TCNTU_5 and TGRU_5.
				0: Interrupt requests (TGIU_5) disabled
				1: Interrupt requests (TGIU_5) enabled
1	TGIE5V	0	R/W	TGR Interrupt Enable 5V
				Enables or disables interrupt requests (TGIV_5) by compare match between TCNTV_5 and TGRV_5.
				0: Interrupt requests (TGIV_5) disabled
				1: Interrupt requests (TGIV_5) enabled
0	TGIE5W	0	R/W	TGR Interrupt Enable 5W
				Enables or disables interrupt requests (TGIW_5) by compare match between TCNTW_5 and TGRW_5.
				0: Interrupt requests (TGIW_5) disabled
				1: Interrupt requests (TGIW_5) enabled

## 10.3.6 Timer Status Register (TSR)

The TSR registers are 8-bit readable/writable registers that indicate the status of each channel. The MTU2 has seven TSR registers, two for channel 0 and one each for channels 1 to 5.

TSR\_0, TSR\_1, TSR\_2, TSR\_3, TSR\_4



Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TCFD	1	R	Count Direction Flag
				Status flag that shows the direction in which TCNT counts in channels 1 to 4.
				In channel 0, bit 7 is reserved. It is always read as 1 and the write value should always be 1.
				0: TCNT counts down
				1: TCNT counts up
6	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
5	TCFU	0	R/(W)*1	Underflow Flag
				Status flag that indicates that TCNT underflow has occurred when channels 1 and 2 are set to phase counting mode. Only 0 can be written, for flag clearing.
				In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0 and the write value should always be 0.
				[Clearing condition]
				• When 0 is written to TCFU after reading TCFU = 1*2
				[Setting condition]
				When the TCNT value underflows (changes from H'0000 to H'FFFF)

		Initial		
Bit	Bit Name	Value	R/W	Description
4	TCFV	0	R/(W)*1	Overflow Flag
				Status flag that indicates that TCNT overflow has occurred. Only 0 can be written, for flag clearing.
				[Clearing condition]
				<ul> <li>When 0 is written to TCFV after reading</li> <li>TCFV = 1*2</li> </ul>
				[Setting condition]
				<ul> <li>When the TCNT value overflows (changes from H'FFFF to H'0000)</li> </ul>
				In channel 4, when the TCNT_4 value underflows (changes from H'0001 to H'0000) in complementary PWM mode, this flag is also set.
3	TGFD	0	R/(W)* <sup>1</sup>	Input Capture/Output Compare Flag D
3		Ü		Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0, 3, and 4. Only 0 can be written, for flag clearing. In channels 1 and 2, bit 3 is reserved. It is always read as 0 and the write value should always be 0.
				[Clearing condition]
				<ul> <li>When 0 is written to TGFD after reading</li> <li>TGFD = 1*<sup>2</sup></li> </ul>
				[Setting conditions]
				<ul> <li>When TCNT = TGRD and TGRD is functioning as output compare register</li> </ul>
				When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register


Bit	Bit Name	Initial Value	R/W	Description
2	TGFC	0	R/(W)*1	Input Capture/Output Compare Flag C
				Status flag that indicates the occurrence of TGRC input capture or compare match in channels 0, 3, and 4. Only 0 can be written, for flag clearing. In channels 1 and 2, bit 2 is reserved. It is always read as 0 and the write value should always be 0.
				[Clearing condition]
				<ul> <li>When 0 is written to TGFC after reading</li> <li>TGFC = 1*2</li> </ul>
				[Setting conditions]
				<ul> <li>When TCNT = TGRC and TGRC is functioning as output compare register</li> </ul>
				<ul> <li>When TCNT value is transferred to TGRC by input capture signal and TGRC is functioning as input capture register</li> </ul>
1	TGFB	0	R/(W)*1	Input Capture/Output Compare Flag B
				Status flag that indicates the occurrence of TGRB input capture or compare match. Only 0 can be written, for flag clearing.
				[Clearing condition]
				<ul> <li>When 0 is written to TGFB after reading</li> <li>TGFB = 1*<sup>2</sup></li> </ul>
				[Setting conditions]
				<ul> <li>When TCNT = TGRB and TGRB is functioning as output compare register</li> </ul>
				When TCNT value is transferred to TGRB by input capture signal and TGRB is functioning as input capture register

Bit	Bit Name	Initial Value	R/W	Description
0	TGFA	0	R/(W)*1	Input Capture/Output Compare Flag A
				Status flag that indicates the occurrence of TGRA input capture or compare match. Only 0 can be written, for flag clearing.
				[Clearing conditions]
				When DMAC is activated by TGIA interrupt
				<ul> <li>When 0 is written to TGFA after reading</li> <li>TGFA = 1*2</li> </ul>
				[Setting conditions]
				<ul> <li>When TCNT = TGRA and TGRA is functioning as output compare register</li> </ul>
				When TCNT value is transferred to TGRA by input capture signal and TGRA is functioning as input capture register

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

2. When writing to the timer status register (TSR), write 0 to the bit to be cleared after reading 1. Write 1 to other bits. But 1 is not actually written and the previous value is held.

## • TSR2\_0



Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
5 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	TGFF	0	R/(W)*1	Compare Match Flag F
				Status flag that indicates the occurrence of compare match between TCNT_0 and TGRF_0.
				[Clearing condition]
				<ul> <li>When 0 is written to TGFF after reading</li> <li>TGFF = 1*<sup>2</sup></li> </ul>
				[Setting condition]
				<ul><li>When TCNT_0 = TGRF_0 and TGRF_0 is</li></ul>
				functioning as compare register
0	TGFE	0	R/(W)*1	Compare Match Flag E
				Status flag that indicates the occurrence of compare match between TCNT_0 and TGRE_0.
				[Clearing condition]
				<ul> <li>When 0 is written to TGFE after reading</li> <li>TGFE = 1*2</li> </ul>
				[Setting condition]
				<ul><li>When TCNT_0 = TGRE_0 and TGRE_0 is</li></ul>
				functioning as compare register

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

2. When writing to the timer status register (TSR), write 0 to the bit to be cleared after reading 1. Write 1 to other bits. But 1 is not actually written and the previous value is held.

# • TSR\_5

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	CMFU5	CMFV5	CMFW5
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/(W)*	<sup>1</sup> R/(W)*	<sup>1</sup> R/(W)* <sup>1</sup>

Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

		Initial							
Bit	Bit Name	Value	R/W	Description					
7 to 3	_	All 0	R	Reserved					
				These bits are always read as 0. The write value should always be 0.					
2	CMFU5	0	R/(W)*1	Compare Match/Input Capture Flag U5					
				Status flag that indicates the occurrence of TGRU_5 input capture or compare match.					
				[Clearing condition]					
				• When 0 is written to CMFU5 after reading CMFU5 = 1					
				[Setting conditions]					
				<ul> <li>When TCNTU_5 = TGRU_5 and TGRU_5 is functioning as output compare register</li> </ul>					
				<ul> <li>When TCNTU_5 value is transferred to TGRU_5 by input capture signal and TGRU_5 is functioning as input capture register</li> </ul>					
				<ul> <li>When TCNTU_5 value is transferred to TGRU_5 and TGRU_5 is functioning as a register for measuring the pulse width of the external input signal. The transfer timing is specified by the IOC bits in timer I/O control registers U_5, V_5, and W_5 (TIORU_5, TIORV_5, and TIORW_5).*2</li> </ul>					

Bit	Bit Name	Initial Value	R/W	Description
1	CMFV5	0	R/(W)*1	Compare Match/Input Capture Flag V5
				Status flag that indicates the occurrence of TGRV_5 input capture or compare match.
				[Clearing condition]
				• When 0 is written to CMFV5 after reading CMFV5 = 1
				[Setting conditions]
				<ul> <li>When TCNTV_5 = TGRV_5 and TGRV_5 is functioning as output compare register</li> </ul>
				<ul> <li>When TCNTV_5 value is transferred to TGRV_5 by input capture signal and TGRV_5 is functioning as input capture register</li> </ul>
				<ul> <li>When TCNTV_5 value is transferred to TGRV_5 and TGRV_5 is functioning as a register for measuring the pulse width of the external input signal. The transfer timing is specified by the IOC bits in timer I/O control registers U_5, V_5, and W_5 (TIORU_5, TIORV_5, and TIORW_5).*2</li> </ul>


Bit	Bit Name	Initial Value	R/W	Description
0	CMFW5	0	R/(W)*1	Compare Match/Input Capture Flag W5
				Status flag that indicates the occurrence of TGRW_5 input capture or compare match.
				[Clearing condition]
				<ul> <li>When 0 is written to CMFW5 after reading CMFW5 =</li> <li>1</li> </ul>
				[Setting conditions]
				<ul> <li>When TCNTW_5 = TGRW_5 and TGRW_5 is functioning as output compare register</li> </ul>
				<ul> <li>When TCNTW_5 value is transferred to TGRW_5 by input capture signal and TGRW_5 is functioning as input capture register</li> </ul>
				When TCNTW_5 value is transferred to TGRW_5 and TGRW_5 is functioning as a register for measuring  the pulse width of the external input signal. *2*
				the pulse width of the external input signal. *2

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

2. Timing for transfer is set by the IOC bit in the timer I/O control register U\_5/V\_5/W\_5 (TIORU\_5/V\_5/W\_5).

# **10.3.7** Timer Buffer Operation Transfer Mode Register (TBTM)


The TBTM registers are 8-bit readable/writable registers that specify the timing for transferring data from the buffer register to the timer general register in PWM mode. The MTU2 has three TBTM registers, one each for channels 0, 3, and 4.



Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	TTSE	0	R/W	Timing Select E
				Specifies the timing for transferring data from TGRF_0 to TGRE_0 when they are used together for buffer operation.
				In channels 3 and 4, bit 2 is reserved. It is always read as 0 and the write value should always be 0.
				0: When compare match E occurs in channel 0
				1: When TCNT_0 is cleared
1	TTSB	0	R/W	Timing Select B
				Specifies the timing for transferring data from TGRD to TGRB in each channel when they are used together for buffer operation.
				0: When compare match B occurs in each channel
				1: When TCNT is cleared in each channel
0	TTSA	0	R/W	Timing Select A
				Specifies the timing for transferring data from TGRC to TGRA in each channel when they are used together for buffer operation.
				0: When compare match A occurs in each channel
				1: When TCNT is cleared in each channel

# **10.3.8** Timer Input Capture Control Register (TICCR)

TICCR is an 8-bit readable/writable register that specifies input capture conditions when TCNT\_1 and TCNT\_2 are cascaded. The MTU2 has one TICCR in channel 1.



Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	I2BE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC2B pin in the TGRB_1 input capture conditions.
				Does not include the TIOC2B pin in the TGRB_1 input capture conditions
				<ol> <li>Includes the TIOC2B pin in the TGRB_1 input capture conditions</li> </ol>
2	I2AE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC2A pin in the TGRA_1 input capture conditions.
				Does not include the TIOC2A pin in the TGRA_1 input capture conditions
				1: Includes the TIOC2A pin in the TGRA_1 input capture conditions
1	I1BE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC1B pin in the TGRB_2 input capture conditions.
				Does not include the TIOC1B pin in the TGRB_2 input capture conditions
				Includes the TIOC1B pin in the TGRB_2 input capture conditions

		Initial		
Bit	Bit Name	Value	R/W	Description
0	I1AE	0	R/W	Input Capture Enable
				Specifies whether to include the TIOC1A pin in the TGRA_2 input capture conditions.
				Does not include the TIOC1A pin in the TGRA_2 input capture conditions
				Includes the TIOC1A pin in the TGRA_2 input capture conditions

## **10.3.9** Timer Synchronous Clear Register (TSYCR)

TSYCR is an 8-bit readable/writable register that specifies conditions for clearing TCNT\_3 and TCNT\_4 in the MTU2S in synchronization with the MTU2. The MTU2S has one TSYCR in channel 3 but the MTU2 has no TSYCR.

Bit:	7	6	5	4	3	2	1	0
	CE0A	CE0B	CE0C	CE0D	CE1A	CE1B	CE2A	CE2B
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W							

Bit Name	Initial Value	R/W	Description
CE0A	0	R/W	Clear Enable 0A
			Enables or disables counter clearing when the TGFA flag of TSR_0 in the MTU2 is set.
			0: Disables counter clearing by the TGFA flag in TSR_0
			1: Enables counter clearing by the TGFA flag in TSR_0
CE0B	0	R/W	Clear Enable 0B
			Enables or disables counter clearing when the TGFB flag of TSR_0 in the MTU2 is set.
			0: Disables counter clearing by the TGFB flag in TSR_0
			1: Enables counter clearing by the TGFB flag in TSR_0
		Bit Name Value CE0A 0	Bit Name Value R/W CE0A 0 R/W

5 CEOC 0 R/W Clear Enable OC Enables or disables counter clearing when the TGFC flag of TSR_0 in the MTU2 is set. 0: Disables counter clearing by the TGFC flag in TSR_0 1: Enables counter clearing by the TGFC flag in TSR_0 4 CEOD 0 R/W Clear Enable 0D Enables or disables counter clearing when the TGFD flag of TSR_0 in the MTU2 is set. 0: Disables counter clearing by the TGFD flag in TSR_0 1: Enables counter clearing by the TGFD flag in TSR_0 1: Enables counter clearing by the TGFD flag in TSR_0 1: Enables or disables counter clearing when the TGFA flag of TSR_1 in the MTU2 is set. 0: Disables counter clearing by the TGFA flag in TSR_1 1: Enables counter clearing by the TGFA flag in TSR_1 1: Enables counter clearing by the TGFA flag in TSR_1 2 CE1B 0 R/W Clear Enable 1B Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag in TSR_1 1: Enables counter clearing by the TGFB flag in TSR_1 1: Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing by the TGFA flag in TSR_2 2 CE2B 0 R/W Clear Enable 2B Enables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing by the TGFA flag in TSR_2 2 CE2B 0 R/W Clear Enable 2B Enables counter clearing by the TGFA flag in TSR_2 3 CE1A CE2B CE2B CE2B CEABLE COUNTER Clearing by the TGFA flag in TSR_2 4 CE2B CE2B CE2B CE2B CEABLE COUNTER Clearing by the TGFB flag in TSR_2 5 CE2B CE2B CE2B CEABLE COUNTER Clearing by the TGFB flag in TSR_2 5 CE2B CE2B CE2B CE2B CEABLE COUNTER Clearing by the TGFB flag in TSR_2 5 CE2B CE2B CE2B CE2B CE2B CE2B CE2B CE2B	Bit	Bit Name	Initial Value	R/W	Description
flag of TSR_0 in the MTU2 is set.  0: Disables counter clearing by the TGFC flag in TSR_0  1: Enables counter clearing by the TGFC flag in TSR_0  4	5	CE0C	0	R/W	Clear Enable 0C
1: Enables counter clearing by the TGFC flag in TSR_0  R/W Clear Enable 0D  Enables or disables counter clearing when the TGFD flag of TSR_0 in the MTU2 is set.  0: Disables counter clearing by the TGFD flag in TSR_0  1: Enables counter clearing by the TGFD flag in TSR_0  1: Enables counter clearing by the TGFD flag in TSR_0  3 CE1A 0 R/W Clear Enable 1A  Enables or disables counter clearing when the TGFA flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_1  1: Enables counter clearing by the TGFA flag in TSR_1  1: Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_1  1: Enables counter clearing by the TGFB flag in TSR_1  1: Enables counter clearing by the TGFB flag in TSR_1  1: Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFB flag in TSR_2  2: Enables counter clearing by the TGFB flag in TSR_2					<del>_</del>
4 CEOD 0 R/W Clear Enable 0D Enables or disables counter clearing when the TGFD flag of TSR_0 in the MTU2 is set. 0: Disables counter clearing by the TGFD flag in TSR_0 1: Enables counter clearing by the TGFD flag in TSR_0 1: Enables or disables counter clearing when the TGFA flag of TSR_1 in the MTU2 is set. 0: Disables counter clearing by the TGFA flag in TSR_1 1: Enables counter clearing by the TGFA flag in TSR_1 1: Enables counter clearing by the TGFA flag in TSR_1 1: Enables counter clearing by the TGFA flag in TSR_1 2 CE1B 0 R/W Clear Enable 1B Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag in TSR_1 1: Enables counter clearing by the TGFB flag in TSR_1 1: Enables counter clearing by the TGFB flag in TSR_1 1 CE2A 0 R/W Clear Enable 2A Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag in TSR_2					0: Disables counter clearing by the TGFC flag in TSR_0
Enables or disables counter clearing when the TGFD flag of TSR_0 in the MTU2 is set.  0: Disables counter clearing by the TGFD flag in TSR_0  1: Enables counter clearing by the TGFD flag in TSR_0  3					1: Enables counter clearing by the TGFC flag in TSR_0
flag of TSR_0 in the MTU2 is set.  0: Disables counter clearing by the TGFD flag in TSR_0 1: Enables counter clearing by the TGFD flag in TSR_0 3	4	CE0D	0	R/W	Clear Enable 0D
1: Enables counter clearing by the TGFD flag in TSR_0  R/W Clear Enable 1A  Enables or disables counter clearing when the TGFA flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_1  1: Enables counter clearing by the TGFA flag in TSR_1  2 CE1B 0 R/W Clear Enable 1B  Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_1  1: Enables counter clearing by the TGFB flag in TSR_1  1: Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFB flag in TSR_2  1: Enables counter clearing by the TGFB flag in TSR_2  1: Enables counter clearing by the TGFB flag in TSR_2  1: Enables counter clearing by the TGFB flag in TSR_2					•
3 CE1A 0 R/W Clear Enable 1A Enables or disables counter clearing when the TGFA flag of TSR_1 in the MTU2 is set. 0: Disables counter clearing by the TGFA flag in TSR_1 1: Enables counter clearing by the TGFA flag in TSR_1 2 CE1B 0 R/W Clear Enable 1B Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag in TSR_1 1: Enables counter clearing by the TGFB flag in TSR_1 1: Enables counter clearing by the TGFB flag in TSR_1 1: Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing by the TGFA flag in TSR_2 0 CE2B 0 R/W Clear Enable 2B Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag in TSR_2					0: Disables counter clearing by the TGFD flag in TSR_0
Enables or disables counter clearing when the TGFA flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_1  1: Enables counter clearing by the TGFA flag in TSR_1  2					1: Enables counter clearing by the TGFD flag in TSR_0
flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_1  1: Enables counter clearing by the TGFA flag in TSR_1  2: CE1B 0 R/W Clear Enable 1B  Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_1  1: Enables counter clearing by the TGFB flag in TSR_1  1: Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2	3	CE1A	0	R/W	Clear Enable 1A
1: Enables counter clearing by the TGFA flag in TSR_1  2 CE1B 0 R/W Clear Enable 1B  Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_1  1: Enables counter clearing by the TGFB flag in TSR_1  1: Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  0: Disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2  0: Disables counter clearing by the TGFB flag in TSR_2					<del>_</del>
2 CE1B 0 R/W Clear Enable 1B  Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_1  1: Enables counter clearing by the TGFB flag in TSR_1  1 CE2A 0 R/W Clear Enable 2A  Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  0: Disables counter clearing by the TGFB flag in TSR_2  1: Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2					0: Disables counter clearing by the TGFA flag in TSR_1
Enables or disables counter clearing when the TGFB flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_1  1: Enables counter clearing by the TGFB flag in TSR_1  1: Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  0: Disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2  0: Disables counter clearing by the TGFB flag in TSR_2					1: Enables counter clearing by the TGFA flag in TSR_1
flag of TSR_1 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_1  1: Enables counter clearing by the TGFB flag in TSR_1  1: Enables counter clearing by the TGFB flag in TSR_1  1: Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  1: Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2  1: Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2	2	CE1B	0	R/W	Clear Enable 1B
1: Enables counter clearing by the TGFB flag in TSR_1  1 CE2A 0 R/W Clear Enable 2A Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFA flag in TSR_2 1: Enables counter clearing by the TGFA flag in TSR_2  0 CE2B 0 R/W Clear Enable 2B Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag in TSR_2					<u> </u>
1 CE2A 0 R/W Clear Enable 2A  Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  0 CE2B 0 R/W Clear Enable 2B  Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2					0: Disables counter clearing by the TGFB flag in TSR_1
Enables or disables counter clearing when the TGFA flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  0 CE2B 0 R/W Clear Enable 2B  Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2					1: Enables counter clearing by the TGFB flag in TSR_1
flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFA flag in TSR_2  1: Enables counter clearing by the TGFA flag in TSR_2  0 CE2B 0 R/W Clear Enable 2B  Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2	1	CE2A	0	R/W	Clear Enable 2A
1: Enables counter clearing by the TGFA flag in TSR_2  0 CE2B 0 R/W Clear Enable 2B Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set. 0: Disables counter clearing by the TGFB flag in TSR_2					
0 CE2B 0 R/W Clear Enable 2B  Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2					0: Disables counter clearing by the TGFA flag in TSR_2
Enables or disables counter clearing when the TGFB flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2					1: Enables counter clearing by the TGFA flag in TSR_2
flag of TSR_2 in the MTU2 is set.  0: Disables counter clearing by the TGFB flag in TSR_2	0	CE2B	0	R/W	Clear Enable 2B
					<del>_</del>
1: Enables counter clearing by the TGFB flag in TSR_2					0: Disables counter clearing by the TGFB flag in TSR_2
					1: Enables counter clearing by the TGFB flag in TSR_2



# 10.3.10 Timer A/D Converter Start Request Control Register (TADCR)

TADCR is a 16-bit readable/writable register that enables or disables A/D converter start requests and specifies whether to link A/D converter start requests with interrupt skipping operation. The MTU2 has one TADCR in channel 4.

Bit	t: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BF	[1:0]	-	-	-	-	-	-	UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE
Initial value	e: 0	0	0	0	0	0	0	0	0	0*	0	0*	0*	0*	0*	0*
R/W	/: R/W	R/W	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* Do not set to 1 when complementary PWM mode is not selected.

Bit	Bit Name	Initial Value	R/W	Description
15, 14	BF[1:0]	00	R/W	TADCOBRA_4/TADCOBRB_4 Transfer Timing Select
				Select the timing for transferring data from TADCOBRA_4 and TADCOBRB_4 to TADCORA_4 and TADCORB_4.
				For details, see table 10.29.
13 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	UT4AE	0	R/W	Up-Count TRG4AN Enable
				Enables or disables A/D converter start requests (TRG4AN) during TCNT_4 up-count operation.
				A/D converter start requests (TRG4AN) disabled during TCNT_4 up-count operation
				<ol> <li>A/D converter start requests (TRG4AN) enabled during TCNT_4 up-count operation</li> </ol>
6	DT4AE	0*	R/W	Down-Count TRG4AN Enable
				Enables or disables A/D converter start requests (TRG4AN) during TCNT_4 down-count operation.
				0: A/D converter start requests (TRG4AN) disabled during TCNT_4 down-count operation
				A/D converter start requests (TRG4AN) enabled during TCNT_4 down-count operation

Bit	Bit Name	Initial Value	R/W	Description
5	UT4BE	0	R/W	Up-Count TRG4BN Enable
				Enables or disables A/D converter start requests (TRG4BN) during TCNT_4 up-count operation.
				A/D converter start requests (TRG4BN) disabled during TCNT_4 up-count operation
				<ol> <li>A/D converter start requests (TRG4BN) enabled during TCNT_4 up-count operation</li> </ol>
4	DT4BE	0*	R/W	Down-Count TRG4BN Enable
				Enables or disables A/D converter start requests (TRG4BN) during TCNT_4 down-count operation.
				A/D converter start requests (TRG4BN) disabled during TCNT_4 down-count operation
				<ol> <li>A/D converter start requests (TRG4BN) enabled during TCNT_4 down-count operation</li> </ol>
3	ITA3AE	0*	R/W	TGIA_3 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4AN) with TGIA_3 interrupt skipping operation.
				0: Does not link with TGIA_3 interrupt skipping
				1: Links with TGIA_3 interrupt skipping
2	ITA4VE	0*	R/W	TCIV_4 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4AN) with TCIV_4 interrupt skipping operation.
				0: Does not link with TCIV_4 interrupt skipping
				1: Links with TCIV_4 interrupt skipping
1	ITB3AE	0*	R/W	TGIA_3 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4BN) with TGIA_3 interrupt skipping operation.
				0: Does not link with TGIA_3 interrupt skipping
-				1: Links with TGIA_3 interrupt skipping

Bit	Bit Name	Initial Value	R/W	Description
0	ITB4VE	0*	R/W	TCIV_4 Interrupt Skipping Link Enable
				Select whether to link A/D converter start requests (TRG4BN) with TCIV_4 interrupt skipping operation.
				0: Does not link with TCIV_4 interrupt skipping
				1: Links with TCIV_4 interrupt skipping

Notes: 1. TADCR must not be accessed in eight bits; it should always be accessed in 16 bits.

- 2. When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), do not link A/D converter start requests with interrupt skipping operation (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR) to 0).
- 3. If link with interrupt skipping is enabled while interrupt skipping is disabled, A/D converter start requests will not be issued.
- \* Do not set to 1 when complementary PWM mode is not selected.

Table 10.29 Setting of Transfer Timing by Bits BF1 and BF0

Bit 7	Bit 6	
BF1	BF0	Description
0	0	Does not transfer data from the cycle set buffer register to the cycle set register.
0	1	Transfers data from the cycle set buffer register to the cycle set register at the crest of the TCNT_4 count.*1
1	0	Transfers data from the cycle set buffer register to the cycle set register at the trough of the TCNT_4 count.*2
1	1	Transfers data from the cycle set buffer register to the cycle set register at the crest and trough of the TCNT_4 count.*2

Notes: 1. Data is transferred from the cycle set buffer register to the cycle set register when the crest of the TCNT\_4 count is reached in complementary PWM mode, when compare match occurs between TCNT\_3 and TGRA\_3 in reset-synchronized PWM mode, or when compare match occurs between TCNT\_4 and TGRA\_4 in PWM mode 1 or normal operation mode.


2. These settings are prohibited when complementary PWM mode is not selected.



# 10.3.11 Timer A/D Converter Start Request Cycle Set Registers (TADCORA\_4 and TADCORB\_4)

TADCORA\_4 and TADCORB\_4 are 16-bit readable/writable registers. When the TCNT\_4 count reaches the value in TADCORA\_4 or TADCORB\_4, a corresponding A/D converter start request will be issued.

TADCORA\_4 and TADCORB\_4 are initialized to H'FFFF.




Note: TADCORA\_4 and TADCORB\_4 must not be accessed in eight bits; they should always be accessed in 16 bits.

# 10.3.12 Timer A/D Converter Start Request Cycle Set Buffer Registers (TADCOBRA\_4 and TADCOBRB\_4)

TADCOBRA\_4 and TADCOBRB\_4 are 16-bit readable/writable registers. When the crest or trough of the TCNT\_4 count is reached, these register values are transferred to TADCORA\_4 and TADCORB\_4, respectively.

TADCOBRA\_4 and TADCOBRB\_4 are initialized to H'FFFF.




Note: TADCOBRA\_4 and TADCOBRB\_4 must not be accessed in eight bits; they should always be accessed in 16 bits.

#### **10.3.13** Timer Counter (TCNT)

The TCNT counters are 16-bit readable/writable counters. The MTU2 has eight TCNT counters, one each for channels 0 to 4 and three (TCNTU\_5, TCNTV\_5, and TCNTW\_5) for channel 5.

The TCNT counters are initialized to H'0000 by a reset.



Note: The TCNT counters must not be accessed in eight bits; they should always be accessed in 16 bits.


#### **10.3.14** Timer General Register (TGR)

The TGR registers are 16-bit readable/writable registers. The MTU2 has 21 TGR registers, six for channel 0, two each for channels 1 and 2, four each for channels 3 and 4, and three for channel 5.

TGRA, TGRB, TGRC, and TGRD function as either output compare or input capture registers. TGRC and TGRD for channels 0, 3, and 4 can also be designated for operation as buffer registers. TGR buffer register combinations are TGRA and TGRC, and TGRB and TGRD.

TGRE\_0 and TGRF\_0 function as compare registers. When the TCNT\_0 count matches the TGRE\_0 value, an A/D converter start request can be issued. TGRF can also be designated for operation as a buffer register. TGR buffer register combination is TGRE and TGRF.

TGRU\_5, TGRV\_5, and TGRW\_5 function as compare match, input capture, or external pulse width measurement registers.



Note: The TGR registers must not be accessed in eight bits; they should always be accessed in 16 bits. TGR registers are initialized to H'FFFF.



# 10.3.15 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that selects operation/stoppage of TCNT for channels 0 to 4.

TSTR\_5 is an 8-bit readable/writable register that selects operation/stoppage of TCNTU\_5, TCNTV\_5, and TCNTW\_5 for channel 5.

When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

#### TSTR

Bit:	7	6	5	4	3	2	1	0
	CST4	CST3	-	-	-	CST2	CST1	CST0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	CST4	0	R/W	Counter Start 4 and 3
6	CST3	0	R/W	These bits select operation or stoppage for TCNT.
				If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_4 and TCNT_3 count operation is stopped
				1: TCNT_4 and TCNT_3 performs count operation
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2	CST2	0	R/W	Counter Start 2 to 0
1	CST1	0	R/W	These bits select operation or stoppage for TCNT.
0	CST0	0	R/W	If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_2 to TCNT_0 count operation is stopped
				1: TCNT_2 to TCNT_0 performs count operation


# • TSTR\_5

Bit :	7	6	5	4	3	2	1	0
	-	-	-	-	-	CSTU5	CSTV5	CSTW5
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

D:4	D'AMaria	Initial	D // //	Barantata a
Bit	Bit Name	Value	R/W	Description
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	CSTU5	0	R/W	Counter Start U5
				Selects operation or stoppage for TCNTU_5.
				0: TCNTU_5 count operation is stopped
				1: TCNTU_5 performs count operation
1	CSTV5	0	R/W	Counter Start V5
				Selects operation or stoppage for TCNTV_5.
				0: TCNTV_5 count operation is stopped
				1: TCNTV_5 performs count operation
0	CSTW5	0	R/W	Counter Start W5
				Selects operation or stoppage for TCNTW_5.
				0: TCNTW_5 count operation is stopped
				1: TCNTW_5 performs count operation

### 10.3.16 Timer Synchronous Register (TSYR)

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.




Bit	Bit Name	Initial Value	R/W	Description
				·
7	SYNC4	0	R/W	Timer Synchronous operation 4 and 3
6	SYNC3	0	R/W	These bits are used to select whether operation is independent of or synchronized with other channels.
				When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible.
				To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.
				0: TCNT_4 and TCNT_3 operate independently (TCNT presetting/clearing is unrelated to other channels)
				TCNT_4 and TCNT_3 performs synchronous operation     TCNT synchronous presetting/synchronous clearing is possible
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2	SYNC2	0	R/W	Timer Synchronous operation 2 to 0
1	SYNC1	0	R/W	These bits are used to select whether operation is
0	SYNC0	0	R/W	independent of or synchronized with other channels.
				When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible.
			To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.	
				0: TCNT_2 to TCNT_0 operates independently (TCNT presetting /clearing is unrelated to other channels)
				<ol> <li>TCNT_2 to TCNT_0 performs synchronous operation TCNT synchronous presetting/synchronous clearing is possible</li> </ol>

# 10.3.17 Timer Counter Synchronous Start Register (TCSYSTR)

TCSYSTR is an 8-bit readable/writable register that specifies synchronous start of the MTU2 and MTU2S counters. Note that the MTU2S does not have TCSYSTR.



Note: \* Only 1 can be written to set the register.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	SCH0	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_0 in the MTU2.
				0: Does not specify synchronous start for TCNT_0 in the MTU2
				1: Specifies synchronous start for TCNT_0 in the MTU2
				[Clearing condition]
				<ul> <li>When 1 is set to the CST0 bit of TSTR in MTU2 while SCH0 = 1</li> </ul>
6	SCH1	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_1 in the MTU2.
				0: Does not specify synchronous start for TCNT_1 in the MTU2
				1: Specifies synchronous start for TCNT_1 in the MTU2
				[Clearing condition]
				<ul> <li>When 1 is set to the CST1 bit of TSTR in MTU2 while SCH1 = 1</li> </ul>


Bit	Bit Name	Initial Value	R/W	Description
5	SCH2	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_2 in the MTU2.
				0: Does not specify synchronous start for TCNT_2 in the MTU2
				1: Specifies synchronous start for TCNT_2 in the MTU2
				[Clearing condition]
				<ul> <li>When 1 is set to the CST2 bit of TSTR in MTU2 while SCH2 = 1</li> </ul>
4	SCH3	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_3 in the MTU2.
				0: Does not specify synchronous start for TCNT_3 in the MTU2
				1: Specifies synchronous start for TCNT_3 in the MTU2
				[Clearing condition]
				<ul> <li>When 1 is set to the CST3 bit of TSTR in MTU2 while SCH3 = 1</li> </ul>
3	SCH4	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_4 in the MTU2.
				0: Does not specify synchronous start for TCNT_4 in the MTU2
				1: Specifies synchronous start for TCNT_4 in the MTU2
				[Clearing condition]
				<ul> <li>When 1 is set to the CST4 bit of TSTR in MTU2 while SCH4 = 1</li> </ul>
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1	SCH3S	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_3S in the MTU2S.
				0: Does not specify synchronous start for TCNT_3S in the MTU2S
				1: Specifies synchronous start for TCNT_3S in the MTU2S
				[Clearing condition]
				<ul> <li>When 1 is set to the CST3 bit of TSTRS in MTU2S while SCH3S = 1</li> </ul>
0	SCH4S	0	R/(W)*	Synchronous Start
				Controls synchronous start of TCNT_4S in the MTU2S.
				0: Does not specify synchronous start for TCNT_4S in the MTU2S
				1: Specifies synchronous start for TCNT_4S in the MTU2S
				[Clearing condition]
				<ul> <li>When 1 is set to the CST4 bit of TSTRS in MTU2S while SCH4S = 1</li> </ul>

Note: Only 1 can be written to set the register.

## 10.3.18 Timer Read/Write Enable Register (TRWER)

TRWER is an 8-bit readable/writable register that enables or disables access to the registers and counters which have write-protection capability against accidental modification in channels 3 and 4.




<b>D</b> ''	D'AN	Initial	D 444	
Bit	Bit Name	Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	RWE	1	R/W	Read/Write Enable
				Enables or disables access to the registers which have write-protection capability against accidental modification.
				0: Disables read/write access to the registers
				1: Enables read/write access to the registers
				[Clearing condition]
				<ul> <li>When 0 is written to the RWE bit after reading RWE = 1</li> </ul>

• Registers and counters having write-protection capability against accidental modification 22 registers: TCR\_3, TCR\_4, TMDR\_3, TMDR\_4, TIORH\_3, TIORH\_4, TIORL\_3, TIORL\_4, TIER\_3, TIER\_4, TGRA\_3, TGRA\_4, TGRB\_3, TGRB\_4, TOER, TOCR1, TOCR2, TGCR, TCDR, TDDR, TCNT\_3, and TCNT4.

#### 10.3.19 Timer Output Master Enable Register (TOER)

TOER is an 8-bit readable/writable register that enables/disables output settings for output pins TIOC4D, TIOC4C, TIOC3D, TIOC4B, TIOC4A, and TIOC3B. These pins do not output correctly if the TOER bits have not been set. Set TOER of CH3 and CH4 prior to setting TIOR of CH3 and CH4.



		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
5	OE4D	0	R/W	Master Enable TIOC4D
				This bit enables/disables the TIOC4D pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
4	OE4C	0	R/W	Master Enable TIOC4C
				This bit enables/disables the TIOC4C pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
3	OE3D	0	R/W	Master Enable TIOC3D
				This bit enables/disables the TIOC3D pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
2	OE4B	0	R/W	Master Enable TIOC4B
				This bit enables/disables the TIOC4B pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled
1	OE4A	0	R/W	Master Enable TIOC4A
				This bit enables/disables the TIOC4A pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled

Bit	Bit Name	Initial Value	R/W	Description
0	OE3B	0	R/W	Master Enable TIOC3B
				This bit enables/disables the TIOC3B pin MTU2 output.
				0: MTU2 output is disabled (inactive level)*
				1: MTU2 output is enabled

Note: \* The inactive level is determined by the settings in timer output control registers 1 and 2 (TOCR1 and TOCR2). For details, refer to section 10.3.20, Timer Output Control Register 1 (TOCR1), and section 10.3.21, Timer Output Control Register 2 (TOCR2). Set these bits to 1 to enable MTU2 output in other than complementary PWM or resetsynchronized PWM mode. When these bits are set to 0, low level is output.

### **10.3.20** Timer Output Control Register 1 (TOCR1)

TOCR1 is an 8-bit readable/writable register that enables/disables PWM synchronized toggle output in complementary PWM mode/reset synchronized PWM mode, and controls output level inversion of PWM output.

Bit:	7	6	5	4	3	2	1	0
[	-	PSYE	-	-	TOCL	TOCS	OLSN	OLSP
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R	R/(W)*	R/W	R/W	R/W

Note: \* This bit can be set to 1 only once after a power-on reset. After 1 is written, 0 cannot be written to the bit.

Bit	Bit Name	Initial value	R/W	Description
7		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	PSYE	0	R/W	PWM Synchronous Output Enable
				This bit selects the enable/disable of toggle output synchronized with the PWM period.
				0: Toggle output is disabled
				1: Toggle output is enabled
5, 4	<del>_</del>	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	value	R/W	Description
3	TOCL	0	R/(W)*1	TOC Register Write Protection*2
				This bit selects the enable/disable of write access to the TOCS, OLSN, and OLSP bits in TOCR1.
				0: Write access to the TOCS, OLSN, and OLSP bits is enabled
				1: Write access to the TOCS, OLSN, and OLSP bits is disabled
2	TOCS	0	R/W	TOC Select
				This bit selects either the TOCR1 or TOCR2 setting to be used for the output level in complementary PWM mode and reset-synchronized PWM mode.
				0: TOCR1 setting is selected
				1: TOCR2 setting is selected
1	OLSN	0	R/W	Output Level Select N*3
				This bit selects the reverse phase output level in reset- synchronized PWM mode/complementary PWM mode. See table 10.30.
0	OLSP	0	R/W	Output Level Select P*3
				This bit selects the positive phase output level in reset- synchronized PWM mode/complementary PWM mode. See table 10.31.

Notes: 1. Setting the TOCL bit to 1 prevents accidental modification when the CPU goes out of control.

2. Clearing the TOCS0 bit to 0 makes this bit setting valid.

# **Table 10.30 Output Level Select Function**

Bit 1	Function						
			Со	mpare Match Output			
OLSN	Initial Output	<b>Active Level</b>	Up Count	Down Count			
0	High level	Low level	High level	Low level			
1	Low level	High level	Low level	High level			

Note: The reverse phase waveform initial output value changes to active level after elapse of the dead time after count start.

**Table 10.31 Output Level Select Function** 

High level

Low level

Bit 0			Function	
	-		C	compare Match Output
OLSP	Initial Output	<b>Active Level</b>	Up Count	Down Count
0	High level	Low level	Low level	High level

High level

Low level

Figure 10.2 shows an example of complementary PWM mode output (1 phase) when OLSN = 1, OLSP = 1.





Figure 10.2 Complementary PWM Mode Output Level Example

# 10.3.21 Timer Output Control Register 2 (TOCR2)

TOCR2 is an 8-bit readable/writable register that controls output level inversion of PWM output in complementary PWM mode and reset-synchronized PWM mode.



Bit	Bit Name	Initial value	R/W	Description
7, 6	BF[1:0]	00	R/W	TOLBR Buffer Transfer Timing Select
				These bits select the timing for transferring data from TOLBR to TOCR2.
				For details, see table 10.32.
5	OLS3N	0	R/W	Output Level Select 3N*
				This bit selects the output level on TIOC4D in resetsynchronized PWM mode/complementary PWM mode. See table 10.33.
4	OLS3P	0	R/W	Output Level Select 3P*
				This bit selects the output level on TIOC4B in reset- synchronized PWM mode/complementary PWM mode. See table 10.34.
3	OLS2N	0	R/W	Output Level Select 2N*
				This bit selects the output level on TIOC4C in resetsynchronized PWM mode/complementary PWM mode. See table 10.35.
2	OLS2P	0	R/W	Output Level Select 2P*
				This bit selects the output level on TIOC4A in reset- synchronized PWM mode/complementary PWM mode. See table 10.36.
1	OLS1N	0	R/W	Output Level Select 1N*
				This bit selects the output level on TIOC3D in reset- synchronized PWM mode/complementary PWM mode. See table 10.37.

Bit	Bit Name	Initial value	R/W	Description
0	OLS1P	0	R/W	Output Level Select 1P*
				This bit selects the output level on TIOC3B in reset- synchronized PWM mode/complementary PWM mode. See table 10.38.

Setting the TOCS bit in TOCR1 to 1 makes this bit setting valid. Note:

Table 10.32 Setting of Bits BF1 and BF0

Bit 7	Bit 6	Description		
BF1 BF0		Complementary PWM Mode	Reset-Synchronized PWM Mode	
0	0	Does not transfer data from the buffer register (TOLBR) to TOCR2.	Does not transfer data from the buffer register (TOLBR) to TOCR2.	
0	1	Transfers data from the buffer register (TOLBR) to TOCR2 at the crest of the TCNT_4 count.	Transfers data from the buffer register (TOLBR) to TOCR2 when TCNT_3/TCNT_4 is cleared	
1	0	Transfers data from the buffer register (TOLBR) to TOCR2 at the trough of the TCNT_4 count.	Setting prohibited	
1	1	Transfers data from the buffer register (TOLBR) to TOCR2 at the crest and trough of the TCNT_4 count.	Setting prohibited	

# **Table 10.33 TIOC4D Output Level Select Function**

Bit 5	Function					
			Compare Match Output			
OLS3N	<b>Initial Output</b>	<b>Active Level</b>	Up Count	Down Count		
0	High level	Low level	High level	Low level		
1	Low level	High level	Low level	High level		

The reverse phase waveform initial output value changes to the active level after elapse of the dead time after count start.



# **Table 10.34 TIOC4B Output Level Select Function**

Bit 4 Function

			Cor	npare Match Output
OLS3P	<b>Initial Output</b>	<b>Active Level</b>	Up Count	Down Count
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

# **Table 10.35 TIOC4C Output Level Select Function**

Bit 3 Function

				Compare Match Output
OLS2N	Initial Output	Active Level	Up Count	Down Count
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

Note: The reverse phase waveform initial output value changes to the active level after elapse of the dead time after count start.

**Table 10.36 TIOC4A Output Level Select Function** 

Bit 2 Function

			Cor	mpare Match Output
OLS2P	<b>Initial Output</b>	<b>Active Level</b>	Up Count	Down Count
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

# **Table 10.37 TIOC3D Output Level Select Function**

Bit 1 Function

			Com	pare Match Output
OLS1N	<b>Initial Output</b>	<b>Active Level</b>	Up Count	Down Count
0	High level	Low level	High level	Low level
1	Low level	High level	Low level	High level

Note: The reverse phase waveform initial output value changes to the active level after elapse of the dead time after count start.



# **Table 10.38 TIOC4B Output Level Select Function**

Bit 0 **Function** 

			Con	npare Match Output
OLS1P	<b>Initial Output</b>	<b>Active Level</b>	Up Count	Down Count
0	High level	Low level	Low level	High level
1	Low level	High level	High level	Low level

#### 10.3.22 **Timer Output Level Buffer Register (TOLBR)**

TOLBR is an 8-bit readable/writable register that functions as a buffer for TOCR2 and specifies the PWM output level in complementary PWM mode and reset-synchronized PWM mode.

Bit:	7	6	5	4	3	2	1	0
	-	-	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5	OLS3N	0	R/W	Specifies the buffer value to be transferred to the OLS3N bit in TOCR2.
4	OLS3P	0	R/W	Specifies the buffer value to be transferred to the OLS3P bit in TOCR2.
3	OLS2N	0	R/W	Specifies the buffer value to be transferred to the OLS2N bit in TOCR2.
2	OLS2P	0	R/W	Specifies the buffer value to be transferred to the OLS2P bit in TOCR2.
1	OLS1N	0	R/W	Specifies the buffer value to be transferred to the OLS1N bit in TOCR2.
0	OLS1P	0	R/W	Specifies the buffer value to be transferred to the OLS1P bit in TOCR2.
	_			

Figure 10.3 shows an example of the PWM output level setting procedure in buffer operation.





Figure 10.3 PWM Output Level Setting Procedure in Buffer Operation

## **10.3.23** Timer Gate Control Register (TGCR)

TGCR is an 8-bit readable/writable register that controls the waveform output necessary for brushless DC motor control in reset-synchronized PWM mode/complementary PWM mode. These register settings are ineffective for anything other than complementary PWM mode/reset-synchronized PWM mode.



Bit	Bit Name	Initial value	R/W	Description
7	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
6	BDC	0	R/W	Brushless DC Motor
				This bit selects whether to make the functions of this register (TGCR) effective or ineffective.
				0: Ordinary output
				1: Functions of this register are made effective

Bit	Bit Name	Initial value	R/W	Description
5	N	0	R/W	Reverse Phase Output (N) Control
				This bit selects whether the level output or the reset- synchronized PWM/complementary PWM output while the reverse pins (TIOC3D, TIOC4C, and TIOC4D) are output.
				0: Level output
				<ol> <li>Reset synchronized PWM/complementary PWM output</li> </ol>
4	Р	0	R/W	Positive Phase Output (P) Control
				This bit selects whether the level output or the reset- synchronized PWM/complementary PWM output while the positive pin (TIOC3B, TIOC4A, and TIOC4B) are output.
				0: Level output
				<ol> <li>Reset synchronized PWM/complementary PWM output</li> </ol>
3	FB	0	R/W	External Feedback Signal Enable
				This bit selects whether the switching of the output of the positive/reverse phase is carried out automatically with the MTU2/channel 0 TGRA, TGRB, TGRC input capture signals or by writing 0 or 1 to bits 2 to 0 in TGCR.
				0: Output switching is external input (Input sources are channel 0 TGRA, TGRB, TGRC input capture signal)
				<ol> <li>Output switching is carried out by software (setting values of UF, VF, and WF in TGCR).</li> </ol>
2	WF	0	R/W	Output Phase Switch 2 to 0
1	VF	0	R/W	These bits set the positive phase/negative phase output
0	UF	0	R/W	— phase on or off state. The setting of these bits is valid only when the FB bit in this register is set to 1. In this case, the setting of bits 2 to 0 is a substitute for external input. See table 10.39.

**Table 10.39 Output level Select Function** 


#### **Function**

Bit 2	Bit 1	Bit 0	TIOC3B	TIOC4A	TIOC4B	TIOC3D	TIOC4C	TIOC4D
WF	VF	UF	U Phase	V Phase	W Phase	U Phase	V Phase	W Phase
0	0	0	OFF	OFF	OFF	OFF	OFF	OFF
		1	ON	OFF	OFF	OFF	OFF	ON
	1	0	OFF	ON	OFF	ON	OFF	OFF
		1	OFF	ON	OFF	OFF	OFF	ON
1	0	0	OFF	OFF	ON	OFF	ON	OFF
		1	ON	OFF	OFF	OFF	ON	OFF
	1	0	OFF	OFF	ON	ON	OFF	OFF
		1	OFF	OFF	OFF	OFF	OFF	OFF

# 10.3.24 Timer Subcounter (TCNTS)

TCNTS is a 16-bit read-only counter that is used only in complementary PWM mode.

The initial value of TCNTS is H'0000.




Note: Accessing the TCNTS in 8-bit units is prohibited. Always access in 16-bit units.

#### **10.3.25** Timer Dead Time Data Register (TDDR)

TDDR is a 16-bit register, used only in complementary PWM mode that specifies the TCNT\_3 and TCNT\_4 counter offset values. In complementary PWM mode, when the TCNT\_3 and TCNT\_4 counters are cleared and then restarted, the TDDR register value is loaded into the TCNT\_3 counter and the count operation starts.

The initial value of TDDR is H'FFFF.




Note: Accessing the TDDR in 8-bit units is prohibited. Always access in 16-bit units.

#### **10.3.26** Timer Cycle Data Register (TCDR)

TCDR is a 16-bit register used only in complementary PWM mode. Set half the PWM carrier sync value as the TCDR register value. This register is constantly compared with the TCNTS counter in complementary PWM mode, and when a match occurs, the TCNTS counter switches direction (decrement to increment).

The initial value of TCDR is H'FFFF.




Note: Accessing the TCDR in 8-bit units is prohibited. Always access in 16-bit units.



#### 10.3.27 Timer Cycle Buffer Register (TCBR)


TCBR is a 16-bit register used only in complementary PWM mode. It functions as a buffer register for the TCDR register. The TCBR register values are transferred to the TCDR register with the transfer timing set in the TMDR register.



Note: Accessing the TCBR in 8-bit units is prohibited. Always access in 16-bit units.

# 10.3.28 Timer Interrupt Skipping Set Register (TITCR)

TITCR is an 8-bit readable/writable register that enables or disables interrupt skipping and specifies the interrupt skipping count. The MTU2 has one TITCR.



Bit	Dit Name	Initial value	D //A/	Description
—	Bit Name	value	R/W	Description
7	T3AEN	0	R/W	T3AEN
				Enables or disables TGIA_3 interrupt skipping.
				0: TGIA_3 interrupt skipping disabled
				1: TGIA_3 interrupt skipping enabled
6 to 4	3ACOR[2:0]	000	R/W	These bits specify the TGIA_3 interrupt skipping count within the range from 0 to 7.*
				For details, see table 10.40.
3	T4VEN	0	R/W	T4VEN
				Enables or disables TCIV_4 interrupt skipping.
				0: TCIV_4 interrupt skipping disabled
				1: TCIV_4 interrupt skipping enabled

Bit	Bit Name	Initial value	R/W	Description
2 to 0	4VCOR[2:0]	000	R/W	These bits specify the TCIV_4 interrupt skipping count within the range from 0 to 7.*
				For details, see table 10.41.

When 0 is specified for the interrupt skipping count, no interrupt skipping will be Note: performed. Before changing the interrupt skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter (TICNT).

Table 10.40 Setting of Interrupt Skipping Count by Bits 3ACOR2 to 3ACOR0

Bit 6	Bit 5	Bit 4	
3ACOR2	3ACOR1	3ACOR0	Description
0	0	0	Does not skip TGIA_3 interrupts.
0	0	1	Sets the TGIA_3 interrupt skipping count to 1.
0	1	0	Sets the TGIA_3 interrupt skipping count to 2.
0	1	1	Sets the TGIA_3 interrupt skipping count to 3.
1	0	0	Sets the TGIA_3 interrupt skipping count to 4.
1	0	1	Sets the TGIA_3 interrupt skipping count to 5.
1	1	0	Sets the TGIA_3 interrupt skipping count to 6.
1	1	1	Sets the TGIA_3 interrupt skipping count to 7.


Table 10.41 Setting of Interrupt Skipping Count by Bits 4VCOR2 to 4VCOR0

D:4 A

Bit 2	Bit 1	Bit 0	
4VCOR2	4VCOR1	4VCOR0	Description
0	0	0	Does not skip TCIV_4 interrupts.
0	0	1	Sets the TCIV_4 interrupt skipping count to 1.
0	1	0	Sets the TCIV_4 interrupt skipping count to 2.
0	1	1	Sets the TCIV_4 interrupt skipping count to 3.
1	0	0	Sets the TCIV_4 interrupt skipping count to 4.
1	0	1	Sets the TCIV_4 interrupt skipping count to 5.
1	1	0	Sets the TCIV_4 interrupt skipping count to 6.
1	1	1	Sets the TCIV_4 interrupt skipping count to 7.

# **10.3.29** Timer Interrupt Skipping Counter (TITCNT)

TITCNT is an 8-bit readable/writable counter. The MTU2 has one TITCNT. TITCNT retains its value even after stopping the count operation of TCNT\_3 and TCNT\_4.




Bit	Bit Name	Initial Value	R/W	Description	
7	_	0	R	Reserved	
				This bit is always read as 0.	
6 to 4	3ACNT[2:0]	000	R	TGIA_3 Interrupt Counter	
				While the T3AEN bit in TITCR is set to 1, the count in these bits is incremented every time a TGIA_3 interrupt occurs.	
				[Clearing conditions]	
				<ul> <li>When the 3ACNT2 to 3ACNT0 value in TITCNT matches the 3ACOR2 to 3ACOR0 value in TITCR</li> </ul>	
				<ul> <li>When the T3AEN bit in TITCR is cleared to 0</li> </ul>	
				<ul> <li>When the 3ACOR2 to 3ACOR0 bits in TITCR are</li> </ul>	
				cleared to 0	
3	_	0	R	Reserved	
				This bit is always read as 0.	
2 to 0	4VCNT[2:0]	000	R	TCIV_4 Interrupt Counter	
				While the T4VEN bit in TITCR is set to 1, the count in these bits is incremented every time a TCIV_4 interrupt occurs.	
				[Clearing conditions]	
				<ul> <li>When the 4VCNT2 to 4VCNT0 value in TITCNT matches the 4VCOR2 to 4VCOR2 value in TITCR</li> </ul>	
				<ul> <li>When the T4VEN bit in TITCR is cleared to 0</li> </ul>	
				<ul> <li>When the 4VCOR2 to 4VCOR2 bits in TITCR are cleared to 0</li> </ul>	

Note: To clear the TITCNT, clear the bits T3AEN and T4VEN in TITCR to 0.



#### **Timer Buffer Transfer Set Register (TBTER)** 10.3.30

TBTER is an 8-bit readable/writable register that enables or disables transfer from the buffer registers\* used in complementary PWM mode to the temporary registers and specifies whether to link the transfer with interrupt skipping operation. The MTU2 has one TBTER.



Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	BTE[1:0]	00	R/W	These bits enable or disable transfer from the buffer registers* used in complementary PWM mode to the temporary registers and specify whether to link the transfer with interrupt skipping operation.  For details, see table 10.42.

Note: Applicable buffer registers:

TGRC\_3, TGRD\_3, TGRC\_4, TGRD\_4, and TCBR

#### Table 10.42 Setting of Bits BTE1 and BTE0


Bit 1	Bit 0	
BTE1	BTE0	Description
0	0	Enables transfer from the buffer registers to the temporary registers* <sup>1</sup> and does not link the transfer with interrupt skipping operation.
0	1	Disables transfer from the buffer registers to the temporary registers.
1	0	Links transfer from the buffer registers to the temporary registers with interrupt skipping operation.*2
1	1	Setting prohibited

Note:

- 1. Data is transferred according to the MD3 to MD0 bit setting in TMDR. For details, refer to section 10.4.8, Complementary PWM Mode.
- 2. When interrupt skipping is disabled (the T3AEN and T4VEN bits are cleared to 0 in the timer interrupt skipping set register (TITCR) or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0)), be sure to disable link of buffer transfer with interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (TBTER) to 0). If link with interrupt skipping is enabled while interrupt skipping is disabled, buffer transfer will not be performed.

#### **Timer Dead Time Enable Register (TDER)** 10.3.31

TDER is an 8-bit readable/writable register that controls dead time generation in complementary PWM mode. The MTU2 has one TDER in channel 3. TDER must be modified only while TCNT stops.



Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	TDER	1	R/(W)	Dead Time Enable
				Specifies whether to generate dead time.
				0: Does not generate dead time
				1: Generates dead time*
				[Clearing condition]
				<ul> <li>When 0 is written to TDER after reading TDER = 1</li> </ul>

Note: TDDR must be set to 1 or a larger value.

# 10.3.32 Timer Waveform Control Register (TWCR)

TWCR is an 8-bit readable/writable register that controls the waveform when synchronous counter clearing occurs in TCNT\_3 and TCNT\_4 in complementary PWM mode and specifies whether to clear the counters at TGRA\_3 compare match. The CCE bit and WRE bit in TWCR must be modified only while TCNT stops.

Bit:	7	6	5	4	3	2	1	0
	CCE	-	-	-	-	-	SCC	WRE
Initial value:	0*	0	0	0	0	0	0	0
R/W:	R/(W)	R	R	R	R	R	R/(W)	R/(W)

Note: \* Do not set to 1 when complementary PWM mode is not selected.

Bit	Bit Name	Initial Value	R/W	Description	
7	CCE	0*	R/(W)	Compare Match Clear Enable	
				Specifies whether to clear counters at TGRA_3 compare match in complementary PWM mode.	
				0: Does not clear counters at TGRA_3 compare match	
				1: Clears counters at TGRA_3 compare match	
				[Setting condition]	
				<ul> <li>When 1 is written to CCE after reading CCE = 0</li> </ul>	
6 to 2	_	All 0	R	Reserved	
				These bits are always read as 0. The write value should always be 0.	

Bit	Bit Name	Initial Value	R/W	Description
1	SCC	0	R/(W)	Synchronous Clearing Control
				Specifies whether to clear TCNT_3 and TCNT_4 in the MTU2S when synchronous counter clearing between the MTU2 and MTU2S occurs in complementary PWM mode.
				When using this control, place the MTU2S in complementary PWM mode.
				When modifying the SCC bit while the counters are operating, do not modify the CCE or WRE bits.
				Counter clearing synchronized with the MTU2 is disabled by the SCC bit setting only when synchronous clearing occurs outside the Tb interval at the trough. When synchronous clearing occurs in the Tb interval at the trough including the period immediately after TCNT_3 and TCNT_4 start operation, TCNT_3 and TCNT_4 in the MTU2S are cleared.
				For the Tb interval at the trough in complementary PWM mode, see figure 10.40.
				In the MTU2, this bit is reserved. It is always read as 0 and the write value should always be 0.
				0: Enables clearing of TCNT_3 and TCNT_4 in the MTU2S by MTU2-MTU2S synchronous clearing operation
				<ol> <li>Disables clearing of TCNT_3 and TCNT_4 in the MTU2S by MTU2–MTU2S synchronous clearing operation</li> </ol>
				[Setting condition]
				• When 1 is written to SCC after reading SCC = 0

Bit	Bit Name	Initial Value	R/W	Description
0	WRE	0	R/(W)	Waveform Retain Enable
				Selects the waveform output when synchronous counter clearing occurs in complementary PWM mode.
				The output waveform is retained only when synchronous clearing occurs within the Tb interval at the trough in complementary PWM mode. When synchronous clearing occurs outside this interval, the initial value specified in TOCR is output regardless of the WRE bit setting. The initial value is also output when synchronous clearing occurs in the Tb interval at the trough immediately after TCNT_3 and TCNT_4 start operation.
				For the Tb interval at the trough in complementary PWM mode, see figure 10.40.
				0: Outputs the initial value specified in TOCR
				Retains the waveform output immediately before synchronous clearing
				[Setting condition]
				<ul> <li>When 1 is written to WRE after reading WRE = 0</li> </ul>

Note: \* Do not set to 1 when complementary PWM mode is not selected.

#### **10.3.33** Bus Master Interface

The timer counters (TCNT), general registers (TGR), timer subcounter (TCNTS), timer cycle buffer register (TCBR), timer dead time data register (TDDR), timer cycle data register (TCDR), timer A/D converter start request control register (TADCR), timer A/D converter start request cycle set registers (TADCOR), and timer A/D converter start request cycle set buffer registers (TADCOBR) are 16-bit registers. A 16-bit data bus to the bus master enables 16-bit read/writes. 8-bit read/write is not possible. Always access in 16-bit units.

All registers other than the above registers are 8-bit registers. These are connected to the CPU by a 16-bit data bus, so 16-bit read/writes and 8-bit read/writes are both possible.

# 10.4 Operation

#### **10.4.1** Basic Functions

Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, cycle counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

Always select MTU2 external pins set function using the pin function controller (PFC).

#### (1) Counter Operation

When one of bits CST0 to CST4 in TSTR or bits CSTU5, CSTV5, and CSTW5 in TSTR\_5 is set to 1, the TCNT counter for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example.

#### (a) Example of Count Operation Setting Procedure

Figure 10.4 shows an example of the count operation setting procedure.




Figure 10.4 Example of Counter Operation Setting Procedure

## (b) Free-Running Count Operation and Periodic Count Operation:

Immediately after a reset, the MTU2's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts up-count operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the MTU2 requests an interrupt. After overflow, TCNT starts counting up again from H'0000.

Figure 10.5 illustrates free-running counter operation.




Figure 10.5 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR0 to CCLR2 in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the MTU2 requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

Figure 10.6 illustrates periodic counter operation.




Figure 10.6 Periodic Counter Operation

#### (2) Waveform Output by Compare Match

The MTU2 can perform 0, 1, or toggle output from the corresponding output pin using compare match.

## (a) Example of Setting Procedure for Waveform Output by Compare Match

Figure 10.7 shows an example of the setting procedure for waveform output by compare match




Figure 10.7 Example of Setting Procedure for Waveform Output by Compare Match

#### (b) Examples of Waveform Output Operation:

Figure 10.8 shows an example of 0 output/1 output.

In this example TCNT has been designated as a free-running counter, and settings have been made such that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.




Figure 10.8 Example of 0 Output/1 Output Operation

Figure 10.9 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.




Figure 10.9 Example of Toggle Output Operation

#### (3) Input Capture Function

The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge. For channels 0 and 1, it is also possible to specify another channel's counter input clock or compare match signal as the input capture source.

Note: When another channel's counter input clock is used as the input capture input for channels 0 and 1, P $\phi$ /1 should not be selected as the counter input clock used for input capture input. Input capture will not be generated if P $\phi$ /1 is selected.

#### (a) Example of Input Capture Operation Setting Procedure

Figure 10.10 shows an example of the input capture operation setting procedure.




Figure 10.10 Example of Input Capture Operation Setting Procedure

# (b) Example of Input Capture Operation

Figure 10.11 shows an example of input capture operation.

In this example both rising and falling edges have been selected as the TIOCA pin input capture input edge, the falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT.




Figure 10.11 Example of Input Capture Operation

REJ09B0191-0200

#### **10.4.2** Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 4 can all be designated for synchronous operation. Channel 5 cannot be used for synchronous operation.

#### (1) Example of Synchronous Operation Setting Procedure

Figure 10.12 shows an example of the synchronous operation setting procedure.




Figure 10.12 Example of Synchronous Operation Setting Procedure

## (2) Example of Synchronous Operation

Figure 10.13 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGRB\_0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source.

Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGRB\_0 compare match, are performed for channel 0 to 2 TCNT counters, and the data set in TGRB\_0 is used as the PWM cycle.

For details of PWM modes, see section 10.4.5, PWM Modes.




Figure 10.13 Example of Synchronous Operation

#### **10.4.3** Buffer Operation

Buffer operation, provided for channels 0, 3, and 4, enables TGRC and TGRD to be used as buffer registers. In channel 0, TGRF can also be used as a buffer register.

Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register.

Note: TGRE\_0 cannot be designated as an input capture register and can only operate as a compare match register.

Table 10.43 shows the register combinations used in buffer operation.

 Table 10.43 Register Combinations in Buffer Operation

Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
	TGRE_0	TGRF_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3
4	TGRA_4	TGRC_4
	TGRB_4	TGRD_4

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is illustrated in figure 10.14.




Figure 10.14 Compare Match Buffer Operation

• When TGR is an input capture register

When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in the timer general register is transferred to the buffer register.

This operation is illustrated in figure 10.15.




Figure 10.15 Input Capture Buffer Operation

#### (1) Example of Buffer Operation Setting Procedure

Figure 10.16 shows an example of the buffer operation setting procedure.




Figure 10.16 Example of Buffer Operation Setting Procedure

#### (2) Examples of Buffer Operation

#### (a) When TGR is an output compare register

Figure 10.16 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. In this example, the TTSA bit in TBTM is cleared to 0.

As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time that compare match A occurs.

For details of PWM modes, see section 10.4.5, PWM Modes.




Figure 10.17 Example of Buffer Operation (1)

## (b) When TGR is an input capture register

Figure 10.18 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon the occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.






Figure 10.18 Example of Buffer Operation (2)

# (3) Selecting Timing for Transfer from Buffer Registers to Timer General Registers in Buffer Operation

The timing for transfer from buffer registers to timer general registers can be selected in PWM mode 1 or 2 for channel 0 or in PWM mode 1 for channels 3 and 4 by setting the buffer operation transfer mode registers (TBTM\_0, TBTM\_3, and TBTM\_4). Either compare match (initial setting) or TCNT clearing can be selected for the transfer timing. TCNT clearing as transfer timing is one of the following cases.

- When TCNT overflows (H'FFFF to H'0000)
- When H'0000 is written to TCNT during counting
- When TCNT is cleared to H'0000 under the condition specified in the CCLR2 to CCLR0 bits in TCR

Note: TBTM must be modified only while TCNT stops.

Figure 10.19 shows an operation example in which PWM mode 1 is designated for channel 0 and buffer operation is designated for TGRA\_0 and TGRC\_0. The settings used in this example are TCNT\_0 clearing by compare match B, 1 output at compare match A, and 0 output at compare match B. The TTSA bit in TBTM\_0 is set to 1.




Figure 10.19 Example of Buffer Operation When TCNT\_0 Clearing is Selected for TGRC\_0 to TGRA\_0 Transfer Timing

#### 10.4.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 counter clock upon overflow/underflow of TCNT\_2 as set in bits TPSC0 to TPSC2 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 10.44 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1, the counter clock setting is invalid and the counters operates independently in phase counting mode.

**Table 10.44 Cascaded Combinations** 

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2

For simultaneous input capture of TCNT\_1 and TCNT\_2 during cascaded operation, additional input capture input pins can be specified by the input capture control register (TICCR). For input capture in cascade connection, refer to section 10.7.22, Simultaneous Capture of TCNT\_1 and TCNT\_2 in Cascade Connection.

Table 10.45 show the TICCR setting and input capture input pins.

**Table 10.45 TICCR Setting and Input Capture Input Pins** 

Target Input Capture	TICCR Setting	Input Capture Input Pins
Input capture from TCNT_1 to TGRA_1	I2AE bit = 0 (initial value)	TIOC1A
	I2AE bit = 1	TIOC1A, TIOC2A
Input capture from TCNT_1 to TGRB_1	I2BE bit = 0 (initial value)	TIOC1B
	I2BE bit = 1	TIOC1B, TIOC2B
Input capture from TCNT_2 to TGRA_2	I1AE bit = 0 (initial value)	TIOC2A
	I1AE bit = 1	TIOC2A, TIOC1A
Input capture from TCNT_2 to TGRB_2	I1BE bit = 0 (initial value)	TIOC2B
	I1BE bit = 1	TIOC2B, TIOC1B

# (1) Example of Cascaded Operation Setting Procedure

Figure 10.20 shows an example of the setting procedure for cascaded operation.




Figure 10.20 Cascaded Operation Setting Procedure

# (2) Cascaded Operation Example (a)

Figure 10.21 illustrates the operation when TCNT\_2 overflow/underflow counting has been set for TCNT\_1 and phase counting mode has been designated for channel 2.

TCNT\_1 is incremented by TCNT\_2 overflow and decremented by TCNT\_2 underflow.




Figure 10.21 Cascaded Operation Example (a)

# (3) Cascaded Operation Example (b)

Figure 10.22 illustrates the operation when TCNT\_1 and TCNT\_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the TIOC2A pin in the TGRA\_1 input capture conditions. In this example, the IOA0 to IOA3 bits in TIOR\_1 have selected the TIOC1A rising edge for the input capture timing while the IOA0 to IOA3 bits in TIOR\_2 have selected the TIOC2A rising edge for the input capture timing.

Under these conditions, the rising edge of both TIOC1A and TIOC2A is used for the TGRA\_1 input capture condition. For the TGRA\_2 input capture condition, the TIOC2A rising edge is used.




Figure 10.22 Cascaded Operation Example (b)

#### (4) Cascaded Operation Example (c)

Figure 10.23 illustrates the operation when TCNT\_1 and TCNT\_2 have been cascaded and the I2AE and I1AE bits in TICCR have been set to 1 to include the TIOC2A and TIOC1A pins in the TGRA\_1 and TGRA\_2 input capture conditions, respectively. In this example, the IOA0 to IOA3 bits in both TIOR\_1 and TIOR\_2 have selected both the rising and falling edges for the input capture timing. Under these conditions, the ORed result of TIOC1A and TIOC2A input is used for the TGRA\_1 and TGRA\_2 input capture conditions.




Figure 10.23 Cascaded Operation Example (c)

# (5) Cascaded Operation Example (d)

Figure 10.24 illustrates the operation when TCNT\_1 and TCNT\_2 have been cascaded and the I2AE bit in TICCR has been set to 1 to include the TIOC2A pin in the TGRA\_1 input capture conditions. In this example, the IOA0 to IOA3 bits in TIOR\_1 have selected TGRA\_0 compare match or input capture occurrence for the input capture timing while the IOA0 to IOA3 bits in TIOR\_2 have selected the TIOC2A rising edge for the input capture timing.

Under these conditions, as TIOR\_1 has selected TGRA\_0 compare match or input capture occurrence for the input capture timing, the TIOC2A edge is not used for TGRA\_1 input capture condition although the I2AE bit in TICCR has been set to 1.




Figure 10.24 Cascaded Operation Example (d)

#### **10.4.5 PWM Modes**

In PWM mode, PWM waveforms are output from the output pins. The output level can be selected as 0, 1, or toggle output in response to a compare match of each TGR.

TGR registers settings can be used to output a PWM waveform in the range of 0% to 100% duty.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

#### PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The output specified by bits IOA0 to IOA3 and IOC0 to IOC3 in TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB0 to IOB3 and IOD0 to IOD3 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 8-phase PWM output is possible.

#### • PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 8-phase PWM output is possible in combination use with synchronous operation.

The correspondence between PWM output pins and registers is shown in table 10.46.



Table 10.46 PWM Output Registers and Output Pins

# **Output Pins**

Channel	Registers	PWM Mode 1	PWM Mode 2
0	TGRA_0	TIOC0A	TIOC0A
	TGRB_0		TIOC0B
	TGRC_0	TIOC0C	TIOC0C
	TGRD_0		TIOC0D
1	TGRA_1	TIOC1A	TIOC1A
	TGRB_1		TIOC1B
2	TGRA_2	TIOC2A	TIOC2A
	TGRB_2		TIOC2B
3	TGRA_3	TIOC3A	Cannot be set
	TGRB_3		Cannot be set
	TGRC_3	TIOC3C	Cannot be set
	TGRD_3		Cannot be set
4	TGRA_4	TIOC4A	Cannot be set
	TGRB_4		Cannot be set
	TGRC_4	TIOC4C	Cannot be set
	TGRD_4		Cannot be set

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set.

## (1) Example of PWM Mode Setting Procedure

Figure 10.25 shows an example of the PWM mode setting procedure.




Figure 10.25 Example of PWM Mode Setting Procedure

# (2) Examples of PWM Mode Operation

Figure 10.26 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in the TGRB registers are used as the duty levels.




Figure 10.26 Example of PWM Mode Operation (1)

Figure 10.27 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGRB\_1 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA\_0 to TGRD\_0, TGRA\_1), outputting a 5-phase PWM waveform.

In this case, the value set in TGRB\_1 is used as the cycle, and the values set in the other TGRs are used as the duty levels.




Figure 10.27 Example of PWM Mode Operation (2)

Figure 10.28 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode.




Figure 10.28 Example of PWM Mode Operation (3)

# **10.4.6** Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT is incremented/decremented accordingly. This mode can be set for channels 1 and 2.

When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC0 to TPSC2 and bits CKEG0 and CKEG1 in TCR. However, the functions of bits CCLR0 and CCLR1 in TCR, and of TIOR, TIER, and TGR, are valid, and input capture/compare match and interrupt functions can be used.

This can be used for two-phase encoder pulse input.

If overflow occurs when TCNT is counting up, the TCFV flag in TSR is set; if underflow occurs when TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag reveals whether TCNT is counting up or down.

Table 10.47 shows the correspondence between external clock pins and channels.

**Table 10.47 Phase Counting Mode Clock Input Pins** 

	External Clock Pins		
Channels	A-Phase	B-Phase	
When channel 1 is set to phase counting mode	TCLKA	TCLKB	
When channel 2 is set to phase counting mode	TCLKC	TCLKD	

# (1) Example of Phase Counting Mode Setting Procedure

Figure 10.29 shows an example of the phase counting mode setting procedure.




Figure 10.29 Example of Phase Counting Mode Setting Procedure



# (2) Examples of Phase Counting Mode Operation

In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes, according to the count conditions.

### (a) Phase counting mode 1

Figure 10.30 shows an example of phase counting mode 1 operation, and table 10.48 summarizes the TCNT up/down-count conditions.




Figure 10.30 Example of Phase Counting Mode 1 Operation

**Table 10.48 Up/Down-Count Conditions in Phase Counting Mode 1** 

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level	<b>T</b> _	
<u></u>	Low level	
T_	High level	<del></del>
High level	7_	Down-count
Low level		<del></del>
	High level	
<u></u>	Low level	

### [Legend]

▼ : Falling edge

# (b) Phase counting mode 2

Figure 10.31 shows an example of phase counting mode 2 operation, and table 10.49 summarizes the TCNT up/down-count conditions.




Figure 10.31 Example of Phase Counting Mode 2 Operation

Table 10.49 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level	<u> </u>	Don't care
	Low level	Don't care
<b>T</b> _	High level	Up-count
High level	<u> </u>	Don't care
Low level		Don't care
<u>_</u>	High level	Don't care
<u> </u>	Low level	Down-count

# [Legend]

\_**√**: Rising edge

: Falling edge



# (c) Phase counting mode 3

Figure 10.32 shows an example of phase counting mode 3 operation, and table 10.50 summarizes the TCNT up/down-count conditions.




Figure 10.32 Example of Phase Counting Mode 3 Operation

**Table 10.50 Up/Down-Count Conditions in Phase Counting Mode 3** 

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level	<u>_</u>	Don't care
Low level	<u> </u>	Don't care
	Low level	Don't care
<b>T</b> _	High level	Up-count
High level	<b>T</b>	Down-count
Low level		Don't care
<u></u>	High level	Don't care
<u> </u>	Low level	Don't care

# [Legend]

F: Rising edge

**★**: Falling edge

# (d) Phase counting mode 4

Figure 10.33 shows an example of phase counting mode 4 operation, and table 10.51 summarizes the TCNT up/down-count conditions.




Figure 10.33 Example of Phase Counting Mode 4 Operation

Table 10.51 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level	<b>T</b> _	
<u>_</u>	Low level	Don't care
<u> </u>	High level	
High level	<b>T</b>	Down-count
Low level		
<u>_</u>	High level	Don't care
<u> </u>	Low level	

# [Legend]

L: Falling edge

### (3) Phase Counting Mode Application Example

Figure 10.34 shows an example in which channel 1 is in phase counting mode, and channel 1 is coupled with channel 0 to input servo motor 2-phase encoder pulses in order to detect position or speed.

Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to TCLKA and TCLKB.

Channel 0 operates with TCNT counter clearing by TGRC\_0 compare match; TGRA\_0 and TGRC\_0 are used for the compare match function and are set with the speed control period and position control period. TGRB\_0 is used for input capture, with TGRB\_0 and TGRD\_0 operating in buffer mode. The channel 1 counter input clock is designated as the TGRB\_0 input capture source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected.

TGRA\_1 and TGRB\_1 for channel 1 are designated for input capture, and channel 0 TGRA\_0 and TGRC\_0 compare matches are selected as the input capture source and store the up/down-counter values for the control periods.

This procedure enables the accurate detection of position and speed.




Figure 10.34 Phase Counting Mode Application Example

# 10.4.7 Reset-Synchronized PWM Mode

In the reset-synchronized PWM mode, three-phase output of positive and negative PWM waveforms that share a common wave transition point can be obtained by combining channels 3 and 4.

When set for reset-synchronized PWM mode, the TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, and TIOC4D pins function as PWM output pins and TCNT3 functions as an upcounter.

Table 10.52 shows the PWM output pins used. Table 10.53 shows the settings of the registers.

Table 10.52 Output Pins for Reset-Synchronized PWM Mode

Channel	Output Pin	Description
3	TIOC3B	PWM output pin 1
	TIOC3D	PWM output pin 1' (negative-phase waveform of PWM output 1)
4	TIOC4A	PWM output pin 2
	TIOC4C	PWM output pin 2' (negative-phase waveform of PWM output 2)
	TIOC4B	PWM output pin 3
	TIOC4D	PWM output pin 3' (negative-phase waveform of PWM output 3)

 Table 10.53 Register Settings for Reset-Synchronized PWM Mode

Register	Description of Setting
TCNT_3	Initial setting of H'0000
TCNT_4	Initial setting of H'0000
TGRA_3	Set count cycle for TCNT_3
TGRB_3	Sets the turning point for PWM waveform output by the TIOC3B and TIOC3D pins
TGRA_4	Sets the turning point for PWM waveform output by the TIOC4A and TIOC4C pins
TGRB_4	Sets the turning point for PWM waveform output by the TIOC4B and TIOC4D pins

### (1) Procedure for Selecting the Reset-Synchronized PWM Mode

Figure 10.35 shows an example of procedure for selecting the reset synchronized PWM mode.




Figure 10.35 Procedure for Selecting Reset-Synchronized PWM Mode

# (2) Reset-Synchronized PWM Mode Operation

Figure 10.36 shows an example of operation in the reset-synchronized PWM mode. TCNT\_3 and TCNT\_4 operate as upcounters. The counter is cleared when a TCNT\_3 and TGRA\_3 comparematch occurs, and then begins incrementing from H'0000. The PWM output pin output toggles with each occurrence of a TGRB\_3, TGRA\_4, TGRB\_4 compare-match, and upon counter clears.




Figure 10.36 Reset-Synchronized PWM Mode Operation Example (When TOCR's OLSN = 1 and OLSP = 1)

### 10.4.8 Complementary PWM Mode

In the complementary PWM mode, three-phase output of non-overlapping positive and negative PWM waveforms can be obtained by combining channels 3 and 4. PWM waveforms without non-overlapping interval are also available.

In complementary PWM mode, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D pins function as PWM output pins, the TIOC3A pin can be set for toggle output synchronized with the PWM period. TCNT\_3 and TCNT\_4 function as up/down counters.

Table 10.54 shows the PWM output pins used. Table 10.55 shows the settings of the registers used.

A function to directly cut off the PWM output by using an external signal is supported as a port function.

**Table 10.54 Output Pins for Complementary PWM Mode** 

Channel	<b>Output Pin</b>	Description
3	TIOC3A	Toggle output synchronized with PWM period (or I/O port)
	TIOC3B	PWM output pin 1
	TIOC3C	I/O port*
	TIOC3D	PWM output pin 1' (non-overlapping negative-phase waveform of PWM output 1; PWM output without non-overlapping interval is also available)
4	TIOC4A	PWM output pin 2
TIOC4B PWM output pin 3	PWM output pin 3	
	TIOC4C	PWM output pin 2' (non-overlapping negative-phase waveform of PWM output 2; PWM output without non-overlapping interval is also available)
	TIOC4D	PWM output pin 3' (non-overlapping negative-phase waveform of PWM output 3; PWM output without non-overlapping interval is also available)

Note: \* Avoid setting the TIOC3C pin as a timer I/O pin in the complementary PWM mode.

**Table 10.55 Register Settings for Complementary PWM Mode** 

Channel	Counter/Register	Description	Read/Write from CPU
3	TCNT_3	Start of up-count from value set in dead time register	Maskable by TRWER setting*
	TGRA_3	Set TCNT_3 upper limit value (1/2 carrier cycle + dead time)	Maskable by TRWER setting*
	TGRB_3	PWM output 1 compare register	Maskable by TRWER setting*
	TGRC_3	TGRA_3 buffer register	Always readable/writable
	TGRD_3	PWM output 1/TGRB_3 buffer register	Always readable/writable
4	TCNT_4	Up-count start, initialized to H'0000	Maskable by TRWER setting*
	TGRA_4	PWM output 2 compare register	Maskable by TRWER setting*
	TGRB_4	PWM output 3 compare register	Maskable by TRWER setting*
	TGRC_4	PWM output 2/TGRA_4 buffer register	Always readable/writable
	TGRD_4	PWM output 3/TGRB_4 buffer register	Always readable/writable
Timer dead (TDDR)	d time data register	Set TCNT_4 and TCNT_3 offset value (dead time value)	Maskable by TRWER setting*
Timer cycle (TCDR)	e data register	Set TCNT_4 upper limit value (1/2 carrier cycle)	Maskable by TRWER setting*
Timer cycle (TCBR)	e buffer register	TCDR buffer register	Always readable/writable
Subcounte	er (TCNTS)	Subcounter for dead time generation	Read-only
Temporary	/ register 1 (TEMP1)	PWM output 1/TGRB_3 temporary register	Not readable/writable
Temporary	register 2 (TEMP2)	PWM output 2/TGRA_4 temporary register	Not readable/writable
Temporary	register 3 (TEMP3)	PWM output 3/TGRB_4 temporary register	Not readable/writable

Note: \* Access can be enabled or disabled according to the setting of bit 0 (RWE) in TRWER (timer read/write enable register).




Figure 10.37 Block Diagram of Channels 3 and 4 in Complementary PWM Mode

# (1) Example of Complementary PWM Mode Setting Procedure

An example of the complementary PWM mode setting procedure is shown in figure 10.38.




Figure 10.38 Example of Complementary PWM Mode Setting Procedure



#### **(2) Outline of Complementary PWM Mode Operation**

In complementary PWM mode, 6-phase PWM output is possible. Figure 10.39 illustrates counter operation in complementary PWM mode, and figure 10.40 shows an example of complementary PWM mode operation.

#### **Counter Operation** (a)

In complementary PWM mode, three counters—TCNT\_3, TCNT\_4, and TCNTS—perform up/down-count operations.

TCNT\_3 is automatically initialized to the value set in TDDR when complementary PWM mode is selected and the CST bit in TSTR is 0.

When the CST bit is set to 1, TCNT\_3 counts up to the value set in TGRA\_3, then switches to down-counting when it matches TGRA\_3. When the TCNT3 value matches TDDR, the counter switches to up-counting, and the operation is repeated in this way.

TCNT\_4 is initialized to H'0000.

When the CST bit is set to 1, TCNT4 counts up in synchronization with TCNT\_3, and switches to down-counting when it matches TCDR. On reaching H'0000, TCNT4 switches to up-counting, and the operation is repeated in this way.

TCNTS is a read-only counter. It need not be initialized.

When TCNT\_3 matches TCDR during TCNT\_3 and TCNT\_4 up/down-counting, down-counting is started, and when TCNTS matches TCDR, the operation switches to up-counting. When TCNTS matches TGRA\_3, it is cleared to H'0000.

When TCNT\_4 matches TDDR during TCNT\_3 and TCNT\_4 down-counting, up-counting is started, and when TCNTS matches TDDR, the operation switches to down-counting. When TCNTS reaches H'0000, it is set with the value in TGRA\_3.

TCNTS is compared with the compare register and temporary register in which the PWM duty is set during the count operation only.






Figure 10.39 Complementary PWM Mode Counter Operation

### (b) Register Operation

In complementary PWM mode, nine registers are used, comprising compare registers, buffer registers, and temporary registers. Figure 10.40 shows an example of complementary PWM mode operation.

The registers which are constantly compared with the counters to perform PWM output are TGRB\_3, TGRA\_4, and TGRB\_4. When these registers match the counter, the value set in bits OLSN and OLSP in the timer output control register (TOCR) is output.

The buffer registers for these compare registers are TGRD\_3, TGRC\_4, and TGRD\_4.

Between a buffer register and compare register there is a temporary register. The temporary registers cannot be accessed by the CPU.

Data in a compare register is changed by writing the new data to the corresponding buffer register. The buffer registers can be read or written at any time.

The data written to a buffer register is constantly transferred to the temporary register in the Ta interval. Data is not transferred to the temporary register in the Tb interval. Data written to a buffer register in this interval is transferred to the temporary register at the end of the Tb interval.

The value transferred to a temporary register is transferred to the compare register when TCNTS for which the Tb interval ends matches TGRA\_3 when counting up, or H'0000 when counting down. The timing for transfer from the temporary register to the compare register can be selected with bits MD3 to MD0 in the timer mode register (TMDR). Figure 10.40 shows an example in which the mode is selected in which the change is made in the trough.

In the tb interval (tb1 in figure 10.40) in which data transfer to the temporary register is not performed, the temporary register has the same function as the compare register, and is compared



with the counter. In this interval, therefore, there are two compare match registers for one-phase output, with the compare register containing the pre-change data, and the temporary register containing the new data. In this interval, the three counters—TCNT\_3, TCNT\_4, and TCNTS and two registers—compare register and temporary register—are compared, and PWM output controlled accordingly.




Figure 10.40 Example of Complementary PWM Mode Operation

#### **Initialization** (c)

In complementary PWM mode, there are six registers that must be initialized. In addition, there is a register that specifies whether to generate dead time (it should be used only when dead time generation should be disabled).

Before setting complementary PWM mode with bits MD3 to MD0 in the timer mode register (TMDR), the following initial register values must be set.

TGRC\_3 operates as the buffer register for TGRA\_3, and should be set with 1/2 the PWM carrier cycle + dead time Td. The timer cycle buffer register (TCBR) operates as the buffer register for the timer cycle data register (TCDR), and should be set with 1/2 the PWM carrier cycle. Set dead time Td in the timer dead time data register (TDDR).

When dead time is not needed, the TDER bit in the timer dead time enable register (TDER) should be cleared to 0, TGRC\_3 and TGRA\_3 should be set to 1/2 the PWM carrier cycle + 1, and TDDR should be set to 1.

Set the respective initial PWM duty values in buffer registers TGRD\_3, TGRC\_4, and TGRD\_4.

The values set in the five buffer registers excluding TDDR are transferred simultaneously to the corresponding compare registers when complementary PWM mode is set.

Set TCNT\_4 to H'0000 before setting complementary PWM mode.

Table 10.56 Registers and Counters Requiring Initialization

Register/Counter	Set Value
TGRC_3	1/2 PWM carrier cycle + dead time Td
	(1/2 PWM carrier cycle + 1 when dead time generation is disabled by TDER)
TDDR	Dead time Td (1 when dead time generation is disabled by TDER)
TCBR	1/2 PWM carrier cycle
TGRD_3, TGRC_4, TGRD_4	Initial PWM duty value for each phase
TCNT_4	H'0000

The TGRC\_3 set value must be the sum of 1/2 the PWM carrier cycle set in TCBR and Note: dead time Td set in TDDR. When dead time generation is disabled by TDER, TGRC\_3 must be set to 1/2 the PWM carrier cycle + 1.



### (d) PWM Output Level Setting

In complementary PWM mode, the PWM pulse output level is set with bits OLSN and OLSP in timer output control register 1 (TOCR1) or bits OLS1P to OLS3P and OLS1N to OLS3N in timer output control register 2 (TOCR2).

The output level can be set for each of the three positive phases and three negative phases of 6-phase output.

Complementary PWM mode should be cleared before setting or changing output levels.

### (e) Dead Time Setting

In complementary PWM mode, PWM pulses are output with a non-overlapping relationship between the positive and negative phases. This non-overlap time is called the dead time.

The non-overlap time is set in the timer dead time data register (TDDR). The value set in TDDR is used as the TCNT\_3 counter start value, and creates non-overlap between TCNT\_3 and TCNT\_4. Complementary PWM mode should be cleared before changing the contents of TDDR.

### (f) Dead Time Suppressing

Dead time generation is suppressed by clearing the TDER bit in the timer dead time enable register (TDER) to 0. TDER can be cleared to 0 only when 0 is written to it after reading TDER = 1.

TGRA\_3 and TGRC\_3 should be set to 1/2 PWM carrier cycle + 1 and the timer dead time data register (TDDR) should be set to 1.

By the above settings, PWM waveforms without dead time can be obtained. Figure 10.41 shows an example of operation without dead time.






Figure 10.41 Example of Operation without Dead Time

# (g) PWM Cycle Setting

In complementary PWM mode, the PWM pulse cycle is set in two registers—TGRA\_3, in which the TCNT\_3 upper limit value is set, and TCDR, in which the TCNT\_4 upper limit value is set. The settings should be made so as to achieve the following relationship between these two registers:

With dead time: TGRA\_3 set value = TCDR set value + TDDR set value Without dead time: TGRA\_3 set value = TCDR set value + 1

The TGRA\_3 and TCDR settings are made by setting the values in buffer registers TGRC\_3 and TCBR. The values set in TGRC\_3 and TCBR are transferred simultaneously to TGRA\_3 and TCDR in accordance with the transfer timing selected with bits MD3 to MD0 in the timer mode register (TMDR).

The updated PWM cycle is reflected from the next cycle when the data update is performed at the crest, and from the current cycle when performed in the trough. Figure 10.42 illustrates the operation when the PWM cycle is updated at the crest.

See the following section, Register Data Updating, for the method of updating the data in each buffer register.




Figure 10.42 Example of PWM Cycle Updating

#### **Register Data Updating** (h)

In complementary PWM mode, the buffer register is used to update the data in a compare register. The update data can be written to the buffer register at any time. There are five PWM duty and carrier cycle registers that have buffer registers and can be updated during operation.

There is a temporary register between each of these registers and its buffer register. When subcounter TCNTS is not counting, if buffer register data is updated, the temporary register value is also rewritten. Transfer is not performed from buffer registers to temporary registers when TCNTS is counting; in this case, the value written to a buffer register is transferred after TCNTS halts.

The temporary register value is transferred to the compare register at the data update timing set with bits MD3 to MD0 in the timer mode register (TMDR). Figure 10.43 shows an example of data updating in complementary PWM mode. This example shows the mode in which data updating is performed at both the counter crest and trough.

When rewriting buffer register data, a write to TGRD\_4 must be performed at the end of the update. Data transfer from the buffer registers to the temporary registers is performed simultaneously for all five registers after the write to TGRD\_4.

A write to TGRD\_4 must be performed after writing data to the registers to be updated, even when not updating all five registers, or when updating the TGRD\_4 data. In this case, the data written to TGRD\_4 should be the same as the data prior to the write operation.






Figure 10.43 Example of Data Update in Complementary PWM Mode

### (i) Initial Output in Complementary PWM Mode

In complementary PWM mode, the initial output is determined by the setting of bits OLSN and OLSP in timer output control register 1 (TOCR1) or bits OLS1N to OLS3N and OLS1P to OLS3P in timer output control register 2 (TOCR2).

This initial output is the PWM pulse non-active level, and is output from when complementary PWM mode is set with the timer mode register (TMDR) until TCNT\_4 exceeds the value set in the dead time register (TDDR). Figure 10.44 shows an example of the initial output in complementary PWM mode.

An example of the waveform when the initial PWM duty value is smaller than the TDDR value is shown in figure 10.45.




Figure 10.44 Example of Initial Output in Complementary PWM Mode (1)




Figure 10.45 Example of Initial Output in Complementary PWM Mode (2)

# (j) Complementary PWM Mode PWM Output Generation Method

In complementary PWM mode, 3-phase output is performed of PWM waveforms with a non-overlap time between the positive and negative phases. This non-overlap time is called the dead time.

A PWM waveform is generated by output of the output level selected in the timer output control register in the event of a compare-match between a counter and data register. While TCNTS is counting, data register and temporary register values are simultaneously compared to create consecutive PWM pulses from 0 to 100%. The relative timing of on and off compare-match occurrence may vary, but the compare-match that turns off each phase takes precedence to secure the dead time and ensure that the positive phase and negative phase on times do not overlap. Figures 10.46 to 10.48 show examples of waveform generation in complementary PWM mode.

The positive phase/negative phase off timing is generated by a compare-match with the solid-line counter, and the on timing by a compare-match with the dotted-line counter operating with a delay of the dead time behind the solid-line counter. In the T1 period, compare-match **a** that turns off the negative phase has the highest priority, and compare-matches occurring prior to **a** are ignored. In the T2 period, compare-match **c** that turns off the positive phase has the highest priority, and compare-matches occurring prior to **c** are ignored.

In normal cases, compare-matches occur in the order  $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$  (or  $\mathbf{c} \to \mathbf{d} \to \mathbf{a'} \to \mathbf{b'}$ ), as shown in figure 10.46.

If compare-matches deviate from the  $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$  order, since the time for which the negative phase is off is less than twice the dead time, the figure shows the positive phase is not being turned on. If compare-matches deviate from the  $\mathbf{c} \to \mathbf{d} \to \mathbf{a'} \to \mathbf{b'}$  order, since the time for which the positive phase is off is less than twice the dead time, the figure shows the negative phase is not being turned on.

If compare-match **c** occurs first following compare-match **a**, as shown in figure 10.47, compare-match **b** is ignored, and the negative phase is turned off by compare-match **d**. This is because turning off of the positive phase has priority due to the occurrence of compare-match **c** (positive phase off timing) before compare-match **b** (positive phase on timing) (consequently, the waveform does not change since the positive phase goes from off to off).

Similarly, in the example in figure 10.48, compare-match  $\mathbf{a}'$  with the new data in the temporary register occurs before compare-match  $\mathbf{c}$ , but other compare-matches occurring up to  $\mathbf{c}$ , which turns off the positive phase, are ignored. As a result, the negative phase is not turned on.

Thus, in complementary PWM mode, compare-matches at turn-off timings take precedence, and turn-on timing compare-matches that occur before a turn-off timing compare-match are ignored.






Figure 10.46 Example of Complementary PWM Mode Waveform Output (1)




Figure 10.47 Example of Complementary PWM Mode Waveform Output (2)




Figure 10.48 Example of Complementary PWM Mode Waveform Output (3)




Figure 10.49 Example of Complementary PWM Mode 0% and 100% Waveform Output (1)




Figure 10.50 Example of Complementary PWM Mode 0% and 100% Waveform Output (2)




Figure 10.51 Example of Complementary PWM Mode 0% and 100% Waveform Output (3)




Figure 10.52 Example of Complementary PWM Mode 0% and 100% Waveform Output (4)




Figure 10.53 Example of Complementary PWM Mode 0% and 100% Waveform Output (5)

### (k) Complementary PWM Mode 0% and 100% Duty Output

In complementary PWM mode, 0% and 100% duty cycles can be output as required. Figures 10.49 to 10.53 show output examples.

100% duty output is performed when the data register value is set to H'0000. The waveform in this case has a positive phase with a 100% on-state. 0% duty output is performed when the data register value is set to the same value as TGRA\_3. The waveform in this case has a positive phase with a 100% off-state.

On and off compare-matches occur simultaneously, but if a turn-on compare-match and turn-off compare-match for the same phase occur simultaneously, both compare-matches are ignored and the waveform does not change.

### (l) Toggle Output Synchronized with PWM Cycle

In complementary PWM mode, toggle output can be performed in synchronization with the PWM carrier cycle by setting the PSYE bit to 1 in the timer output control register (TOCR). An example of a toggle output waveform is shown in figure 10.54.

This output is toggled by a compare-match between TCNT\_3 and TGRA\_3 and a compare-match between TCNT4 and H'0000.

The output pin for this toggle output is the TIOC3A pin. The initial output is 1.




Figure 10.54 Example of Toggle Output Waveform Synchronized with PWM Output



### (m) Counter Clearing by Another Channel

In complementary PWM mode, by setting a mode for synchronization with another channel by means of the timer synchronous register (TSYR), and selecting synchronous clearing with bits CCLR2 to CCLR0 in the timer control register (TCR), it is possible to have TCNT\_3, TCNT\_4, and TCNTS cleared by another channel.

Figure 10.55 illustrates the operation.

Use of this function enables counter clearing and restarting to be performed by means of an external signal.




Figure 10.55 Counter Clearing Synchronized with Another Channel

# (n) Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Setting the WRE bit in TWCR to 1 suppresses initial output when synchronous counter clearing occurs in the Tb interval at the trough in complementary PWM mode and controls abrupt change in duty cycle at synchronous counter clearing.

Initial output suppression is applicable only when synchronous clearing occurs in the Tb interval at the trough as indicated by (10) or (11) in figure 10.56. When synchronous clearing occurs outside that interval, the initial value specified by the OLS bits in TOCR is output. Even in the Tb interval at the trough, if synchronous clearing occurs in the initial value output period (indicated by (1) in figure 10.56) immediately after the counters start operation, initial value output is not suppressed.

This function can be used in both the MTU2 and MTU2S. In the MTU2, synchronous clearing generated in channels 0 to 2 in the MTU2 can cause counter clearing in complementary PWM mode; in the MTU2S, compare match or input capture flag setting in channels 0 to 2 in the MTU2 can cause counter clearing.




Figure 10.56 Timing for Synchronous Counter Clearing



• Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

An example of the procedure for setting output waveform control at synchronous counter clearing in complementary PWM mode is shown in figure 10.57.




Figure 10.57 Example of Procedure for Setting Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

 Examples of Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Figures 10.58 to 10.61 show examples of output waveform control in which the MTU2 operates in complementary PWM mode and synchronous counter clearing is generated while the WRE bit in TWCR is set to 1. In the examples shown in figures 10.58 to 10.61, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figure 10.56, respectively.

In the MTU2S, these examples are equivalent to the cases when the MTU2S operates in complementary PWM mode and synchronous counter clearing is generated while the SCC bit is cleared to 0 and the WRE bit is set to 1 in TWCR.




Figure 10.58 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 10.56; Bit WRE of TWCR in MTU2 is 1)




Figure 10.59 Example of Synchronous Clearing in Interval Tb at Crest (Timing (6) in Figure 10.56; Bit WRE of TWCR in MTU2 is 1)




Figure 10.60 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 10.56; Bit WRE of TWCR is 1)




Figure 10.61 Example of Synchronous Clearing in Interval Tb at Trough (Timing (11) in Figure 10.56; Bit WRE of TWCR is 1)

## (o) Suppressing MTU2–MTU2S Synchronous Counter Clearing

In the MTU2S, setting the SCC bit in TWCR to 1 suppresses synchronous counter clearing caused by the MTU2.

Synchronous counter clearing is suppressed only within the interval shown in figure 10.62. When using this function, the MTU2S should be set to complementary PWM mode.

For details of synchronous clearing caused by the MTU2, refer to the description about MTU2S counter clearing caused by MTU2 flag setting source (MTU2-MTU2S synchronous counter clearing) in section 10.4.10, MTU2–MTU2S Synchronous Operation.




Figure 10.62 MTU2–MTU2S Synchronous Clearing-Suppressed Interval Specified by SCC Bit in TWCR

• Example of Procedure for Suppressing MTU2–MTU2S Synchronous Counter Clearing An example of the procedure for suppressing MTU2–MTU2S synchronous counter clearing is shown in figure 10.63.




Figure 10.63 Example of Procedure for Suppressing MTU2–MTU2S Synchronous Counter Clearing

• Examples of Suppression of MTU2–MTU2S Synchronous Counter Clearing Figures 10.64 to 10.67 show examples of operation in which the MTU2S operates in complementary PWM mode and MTU2–MTU2S synchronous counter clearing is suppressed by setting the SCC bit in TWCR in the MTU2S to 1. In the examples shown in figures 10.64 to 10.67, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figure 10.56, respectively.

In these examples, the WRE bit in TWCR of the MTU2S is set to 1.




Figure 10.64 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S)




Figure 10.65 Example of Synchronous Clearing in Interval Tb at Crest (Timing (6) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S)




Figure 10.66 Example of Synchronous Clearing in Dead Time during Down-Counting (Timing (8) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S)




Figure 10.67 Example of Synchronous Clearing in Interval Tb at Trough (Timing (11) in Figure 10.56; Bit WRE is 1 and Bit SCC is 1 in TWCR of MTU2S)

### (p) Counter Clearing by TGRA\_3 Compare Match

In complementary PWM mode, by setting the CCE bit in the timer waveform control register (TWCR), it is possible to have TCNT\_3, TCNT\_4, and TCNTS cleared by TGRA\_3 compare match.

Figure 10.68 illustrates an operation example.

Notes: 1. Use this function only in complementary PWM mode 1 (transfer at crest)

- 2. Do not specify synchronous clearing by another channel (do not set the SYNC0 to SYNC4 bits in the timer synchronous register (TSYR) to 1 or the CE0A, CE0B, CE0C, CE0D, CE1A, CE1B, CE1C, and CE1D bits in the timer synchronous clear register (TSYCR) to 1).
- 3. Do not set the PWM duty value to H'0000.
- 4. Do not set the PSYE bit in timer output control register 1 (TOCR1) to 1.




Figure 10.68 Example of Counter Clearing Operation by TGRA\_3 Compare Match

#### (q) Example of AC Synchronous Motor (Brushless DC Motor) Drive Waveform Output

In complementary PWM mode, a brushless DC motor can easily be controlled using the timer gate control register (TGCR). Figures 10.69 to 10.72 show examples of brushless DC motor drive waveforms created using TGCR.

When output phase switching for a 3-phase brushless DC motor is performed by means of external signals detected with a Hall element, etc., clear the FB bit in TGCR to 0. In this case, the external signals indicating the polarity position are input to channel 0 timer input pins TIOC0A, TIOC0B, and TIOC0C (set with PFC). When an edge is detected at pin TIOC0A, TIOC0B, or TIOC0C, the output on/off state is switched automatically.

When the FB bit is 1, the output on/off state is switched when the UF, VF, or WF bit in TGCR is cleared to 0 or set to 1.

The drive waveforms are output from the complementary PWM mode 6-phase output pins. With this 6-phase output, in the case of on output, it is possible to use complementary PWM mode output and perform chopping output by setting the N bit or P bit to 1. When the N bit or P bit is 0, level output is selected.

The 6-phase output active level (on output level) can be set with the OLSN and OLSP bits in the timer output control register (TOCR) regardless of the setting of the N and P bits.




Figure 10.69 Example of Output Phase Switching by External Input (1)




Figure 10.70 Example of Output Phase Switching by External Input (2)




Figure 10.71 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (1)




Figure 10.72 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (2)

#### (r) A/D Converter Start Request Setting

In complementary PWM mode, an A/D converter start request can be issued using a TGRA\_3 compare-match, TCNT\_4 underflow (trough), or compare-match on a channel other than channels 3 and 4.

When start requests using a TGRA\_3 compare-match are specified, A/D conversion can be started at the crest of the TCNT\_3 count.

A/D converter start requests can be set by setting the TTGE bit to 1 in the timer interrupt enable register (TIER). To issue an A/D converter start request at a TCNT\_4 underflow (trough), set the TTGE2 bit in TIER\_4 to 1.

### (3) Interrupt Skipping in Complementary PWM Mode

Interrupts TGIA\_3 (at the crest) and TCIV\_4 (at the trough) in channels 3 and 4 can be skipped up to seven times by making settings in the timer interrupt skipping set register (TITCR).

Transfers from a buffer register to a temporary register or a compare register can be skipped in coordination with interrupt skipping by making settings in the timer buffer transfer register (TBTER). For the linkage with buffer registers, refer to description (c), Buffer Transfer Control Linked with Interrupt Skipping, below.

A/D converter start requests generated by the A/D converter start request delaying function can also be skipped in coordination with interrupt skipping by making settings in the timer A/D converter request control register (TADCR). For the linkage with the A/D converter start request delaying function, refer to section 10.4.9, A/D Converter Start Request Delaying Function.

The setting of the timer interrupt skipping setting register (TITCR) must be done while the TGIA\_3 and TCIV\_4 interrupt requests are disabled by the settings of TIER\_3 and TIER\_4 along with under the conditions in which TGFA\_3 and TCFV\_4 flag settings by compare match never occur. Before changing the skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter.

#### (a) Example of Interrupt Skipping Operation Setting Procedure

Figure 10.73 shows an example of the interrupt skipping operation setting procedure. Figure 10.74 shows the periods during which interrupt skipping count can be changed.




Figure 10.73 Example of Interrupt Skipping Operation Setting Procedure




Figure 10.74 Periods during which Interrupt Skipping Count can be Changed

## (b) Example of Interrupt Skipping Operation

Figure 10.75 shows an example of TGIA\_3 interrupt skipping in which the interrupt skipping count is set to three by the 3ACOR bit and the T3AEN bit is set to 1 in the timer interrupt skipping set register (TITCR).




Figure 10.75 Example of Interrupt Skipping Operation

#### (c) Buffer Transfer Control Linked with Interrupt Skipping

In complementary PWM mode, whether to transfer data from a buffer register to a temporary register and whether to link the transfer with interrupt skipping can be specified with the BTE1 and BTE0 bits in the timer buffer transfer set register (TBTER).

Figure 10.76 shows an example of operation when buffer transfer is suppressed (BTE1 = 0 and BTE0 = 1). While this setting is valid, data is not transferred from the buffer register to the temporary register.

Figure 10.77 shows an example of operation when buffer transfer is linked with interrupt skipping (BTE1 = 1 and BET0 = 0). While this setting is valid, data is not transferred from the buffer register outside the buffer transfer-enabled period.

Note that the buffer transfer-enabled period depends on the T3AEN and T4VEN bit settings in the timer interrupt skipping set register (TITCR). Figure 10.78 shows the relationship between the T3AEN and T4VEN bit settings in TITCR and buffer transfer-enabled period.

Note: This function must always be used in combination with interrupt skipping. When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), make sure that buffer transfer is not linked with interrupt skipping (clear the BTE1 bit in the timer buffer transfer set register (TBTER) to 0). If buffer transfer is linked with interrupt skipping while interrupt skipping is disabled, buffer transfer is never performed.




Figure 10.76 Example of Operation when Buffer Transfer is Suppressed (BTE1 = 0 and BTE0 = 1




Figure 10.77 Example of Operation when Buffer Transfer is Linked with Interrupt Skipping (BTE1 = 1 and BTE0 = 0)




Figure 10.78 Relationship between Bits T3AEN and T4VEN in TITCR and Buffer Transfer-Enabled Period

#### **(4) Complementary PWM Mode Output Protection Function**

Complementary PWM mode output has the following protection functions.

#### **Register and counter miswrite prevention function** (a)

With the exception of the buffer registers, which can be rewritten at any time, access by the CPU can be enabled or disabled for the mode registers, control registers, compare registers, and counters used in complementary PWM mode by means of the RWE bit in the timer read/write enable register (TRWER). The applicable registers are some (21 in total) of the registers in channels 3 and 4 shown in the following:

TCR\_3 and TCR\_4, TMDR\_3 and TMDR\_4, TIORH\_3 and TIORH\_4, TIORL\_3 and TIORL\_4, TIER\_3 and TIER\_4, TCNT\_3 and TCNT\_4, TGRA\_3 and TGRA\_4, TGRB\_3 and TGRB\_4, TOER, TOCR, TGCR, TCDR, and TDDR.

This function enables miswriting due to CPU runaway to be prevented by disabling CPU access to the mode registers, control registers, and counters. When the applicable registers are read in the access-disabled state, undefined values are returned. Writing to these registers is ignored.

#### **(b)** Halting of PWM output by external signal

The 6-phase PWM output pins can be set automatically to the high-impedance state by inputting specified external signals. There are four external signal input pins.

See section 12, Port Output Enable 2 (POE2), for details.



#### 10.4.9 A/D Converter Start Request Delaying Function

A/D converter start requests can be issued in channel 4 by making settings in the timer A/D converter start request control register (TADCR), timer A/D converter start request cycle set registers (TADCORA\_4 and TADCORB\_4), and timer A/D converter start request cycle set buffer registers (TADCOBRA\_4 and TADCOBRB\_4).

The A/D converter start request delaying function compares TCNT\_4 with TADCORA\_4 or TADCORB\_4, and when their values match, the function issues a respective A/D converter start request (TRG4AN or TRG4BN).

A/D converter start requests (TRG4AN and TRG4BN) can be skipped in coordination with interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in TADCR.

• Example of Procedure for Specifying A/D Converter Start Request Delaying Function Figure 10.79 shows an example of procedure for specifying the A/D converter start request delaying function.




Figure 10.79 Example of Procedure for Specifying A/D Converter Start Request Delaying Function

• Basic Operation Example of A/D Converter Start Request Delaying Function Figure 10.80 shows a basic example of A/D converter request signal (TRG4AN) operation when the trough of TCNT\_4 is specified for the buffer transfer timing and an A/D converter start request signal is output during TCNT\_4 down-counting.




Figure 10.80 Basic Example of A/D Converter Start Request Signal (TRG4AN) Operation

Buffer Transfer

The data in the timer A/D converter start request cycle set registers (TADCORA\_4 and TADCORB\_4) is updated by writing data to the timer A/D converter start request cycle set buffer registers (TADCOBRA\_4 and TADCOBRB\_4). Data is transferred from the buffer registers to the respective cycle set registers at the timing selected with the BF1 and BF0 bits in the timer A/D converter start request control register (TADCR\_4).

• A/D Converter Start Request Delaying Function Linked with Interrupt Skipping A/D converter start requests (TRG4AN and TRG4BN) can be issued in coordination with interrupt skipping by making settings in the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR).

Figure 10.81 shows an example of A/D converter start request signal (TRG4AN) operation when TRG4AN output is enabled during TCNT\_4 up-counting and down-counting and A/D converter start requests are linked with interrupt skipping.

Figure 10.82 shows another example of A/D converter start request signal (TRG4AN) operation when TRG4AN output is enabled during TCNT\_4 up-counting and A/D converter start requests are linked with interrupt skipping.

Note: This function must be used in combination with interrupt skipping.

When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR and 4VCOR) in TITCR are cleared to 0), make sure that A/D converter start requests are not linked with interrupt skipping (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the timer A/D converter start request control register (TADCR) to 0).




Figure 10.81 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping




Figure 10.82 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping

#### 10.4.10 MTU2–MTU2S Synchronous Operation

### (1) MTU2–MTU2S Synchronous Counter Start

The counters in the MTU2 and MTU2S which operate at different clock systems can be started synchronously by making the TCSYSTR settings in the MTU2.

#### (a) Example of MTU2–MTU2S Synchronous Counter Start Setting Procedure

Figure 10.83 shows an example of synchronous counter start setting procedure.




Figure 10.83 Example of Synchronous Counter Start Setting Procedure

#### **(b) Examples of Synchronous Counter Start Operation**

Figures 10.84 (1) to (4) show examples of synchronous counter start operation when the clock frequency ratios between the MTU2 and MTU2S are 1:1, 1:2, 1:3, and 1:4, respectively. In these examples, the count clock is set to  $P\phi/1$ .




Figure 10.84 (1) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S **Clock Frequency Ratio = 1:1)** 




Figure 10.84 (2) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:2)




Figure 10.84 (3) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:3)




Figure 10.84 (4) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S **Clock Frequency Ratio = 1:4)** 

# (2) MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (MTU2–MTU2S Synchronous Counter Clearing)

The MTU2S counters can be cleared by sources for setting the flags in TSR\_0 to TSR\_2 in the MTU2 through the TSYCR\_3 settings in the MTU2S.

## (a) Example of Procedure for Specifying MTU2S Counter Clearing by MTU2 Flag Setting Source

Figure 10.85 shows an example of procedure for specifying MTU2S counter clearing by MTU2 flag setting source.




Figure 10.85 Example of Procedure for Specifying MTU2S Counter Clearing by MTU2 Flag Setting Source

### (b) Examples of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source

Figures 10.86 (1) and 10.86 (2) show examples of MTS2S counter clearing caused by MTU2 flag setting source.




Figure 10.86 (1) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (1)




Figure 10.86 (2) Example of MTU2S Counter Clearing Caused by MTU2 Flag Setting Source (2)

#### 10.4.11 External Pulse Width Measurement

The pulse widths of up to three external input lines can be measured in channel 5.

## (1) Example of External Pulse Width Measurement Setting Procedure




Figure 10.87 Example of External Pulse Width Measurement Setting Procedure

## (2) Example of External Pulse Width Measurement




Figure 10.88 Example of External Pulse Width Measurement (Measuring High Pulse Width)

## **10.4.12** Dead Time Compensation

By measuring the delay of the output waveform and reflecting it to duty, the external pulse width measurement function can be used as the dead time compensation function while the complementary PWM is in operation.




Figure 10.89 Delay in Dead Time in Complementary PWM Operation

### (1) Example of Dead Time Compensation Setting Procedure

Figure 10.90 shows an example of dead time compensation setting procedure by using three counters in channel 5.




Figure 10.90 Example of Dead Time Compensation Setting Procedure




Figure 10.91 Example of Motor Control Circuit Configuration

#### 10.4.13 TCNT Capture at Crest and/or Trough in Complementary PWM Operation

The TCNT value is captured in TGR at either the crest or trough or at both the crest and trough during complementary PWM operation. The timing for capturing in TGR can be selected by TIOR.

Figure 10.92 shows an example in which TCNT is used as a free-running counter without being cleared, and the TCNT value is captured in TGR at the specified timing (either crest or trough, or both crest and trough).




Figure 10.92 TCNT Capturing at Crest and/or Trough in Complementary PWM Operation

#### 10.5 **Interrupt Sources**

#### 10.5.1 **Interrupt Sources and Priorities**

There are three kinds of MTU2 interrupt source; TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, however the priority order within a channel is fixed. For details, see section 5, Interrupt Controller (INTC).

Table 10.57 lists the MTU2 interrupt sources.

**Table 10.57 MTU2 Interrupts** 

Channel	Name	Interrupt Source	Interrupt Flag	DMAC Activation	Priority
0	TGIA_0	TGRA_0 input capture/compare match	TGFA_0	Possible	High
	TGIB_0	TGRB_0 input capture/compare match	TGFB_0	Not possible	_ 🛉
	TGIC_0	TGRC_0 input capture/compare match	TGFC_0	Not possible	_
	TGID_0	TGRD_0 input capture/compare match	TGFD_0	Not possible	_
	TCIV_0	TCNT_0 overflow	TCFV_0	Not possible	_
	TGIE_0	TGRE_0 compare match	TGFE_0	Not possible	_
	TGIF_0	TGRF_0 compare match	TGFF_0	Not possible	_
1	TGIA_1	TGRA_1 input capture/compare match	TGFA_1	Possible	_
	TGIB_1	TGRB_1 input capture/compare match	TGFB_1	Not possible	_
	TCIV_1	TCNT_1 overflow	TCFV_1	Not possible	_
	TCIU_1	TCNT_1 underflow	TCFU_1	Not possible	_
2	TGIA_2	TGRA_2 input capture/compare match	TGFA_2	Possible	_
	TGIB_2	TGRB_2 input capture/compare match	TGFB_2	Not possible	_
	TCIV_2	TCNT_2 overflow	TCFV_2	Not possible	_
	TCIU_2	TCNT_2 underflow	TCFU_2	Not possible	_
3	TGIA_3	TGRA_3 input capture/compare match	TGFA_3	Possible	_
	TGIB_3	TGRB_3 input capture/compare match	TGFB_3	Not possible	_
	TGIC_3	TGRC_3 input capture/compare match	TGFC_3	Not possible	_
	TGID_3	TGRD_3 input capture/compare match	TGFD_3	Not possible	_
	TCIV_3	TCNT_3 overflow	TCFV_3	Not possible	_
4	TGIA_4	TGRA_4 input capture/compare match	TGFA_4	Possible	_
	TGIB_4	TGRB_4 input capture/compare match	TGFB_4	Not possible	_
	TGIC_4	TGRC_4 input capture/compare match	TGFC_4	Not possible	_
	TGID_4	TGRD_4 input capture/compare match	TGFD_4	Not possible	_
	TCIV_4	TCNT_4 overflow/underflow	TCFV_4	Not possible	_
5	TGIU_5	TGRU_5 input capture/compare match	TGFU_5	Not possible	_
	TGIV_5	TGRV_5 input capture/compare match	TGFV_5	Not possible	_
	TGIW_5	TGRW_5 input capture/compare match	TGFW_5	Not possible	Low

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

REJ09B0191-0200

## (1) Input Capture/Compare Match Interrupt

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The MTU2 has 21 input capture/compare match interrupts, six for channel 0, four each for channels 3 and 4, two each for channels 1 and 2, and three for channel 5. The TGFE\_0 and TGFF\_0 flags in channel 0 are not set by the occurrence of an input capture.

# (2) Overflow Interrupt

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The MTU2 has five overflow interrupts, one for each channel.

## (3) Underflow Interrupt

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The MTU2 has two underflow interrupts, one each for channels 1 and 2.

### 10.5.2 DMAC Activation

The DMAC can be activated by the TGRA input capture/compare match interrupt in each channel. For details, see section 9, Direct Memory Access Controller (DMAC).

In the MTU2, a total of five TGRA input capture/compare match interrupts can be used as DMAC activation sources, one each for channels 0 to 4.



### 10.5.3 A/D Converter Activation

The A/D converter can be activated by one of the following three methods in the MTU2. Table 10.58 shows the relationship between interrupt sources and A/D converter start request signals.

# (1) A/D Converter Activation by TGRA Input Capture/Compare Match or at TCNT\_4 Trough in Complementary PWM Mode

The A/D converter can be activated by the occurrence of a TGRA input capture/compare match in each channel. In addition, if complementary PWM operation is performed while the TTGE2 bit in TIER\_4 is set to 1, the A/D converter can be activated at the trough of TCNT\_4 count (TCNT\_4 = H'0000).

A/D converter start request signal TRGAN is issued to the A/D converter under either one of the following conditions.

- When the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel while the TTGE bit in TIER is set to 1
- When the TCNT\_4 count reaches the trough (TCNT\_4 = H'0000) during complementary PWM operation while the TTGE2 bit in TIER\_4 is set to 1

When either condition is satisfied, if A/D converter start signal TRGAN from the MTU2 is selected as the trigger in the A/D converter, A/D conversion will start.

# (2) A/D Converter Activation by Compare Match between TCNT\_0 and TGRE\_0

The A/D converter can be activated by generating A/D converter start request signal TRG0N when a compare match occurs between TCNT\_0 and TGRE\_0 in channel 0.

When the TGFE flag in TSR2\_0 is set to 1 by the occurrence of a compare match between TCNT\_0 and TGRE\_0 in channel 0 while the TTGE2 bit in TIER2\_0 is set to 1, A/D converter start request TGR0N is issued to the A/D converter. If A/D converter start signal TGR0N from the MTU2 is selected as the trigger in the A/D converter, A/D conversion will start.

# (3) A/D Converter Activation by A/D Converter Start Request Delaying Function

The A/D converter can be activated by generating A/D converter start request signal TRG4AN or TRG4BN when the TCNT\_4 count matches the TADCORA or TADCORB value if the TAD4AE or TAD4BE bit in the A/D converter start request control register (TADCR) is set to 1. For details, refer to section 10.4.9, A/D Converter Start Request Delaying Function.

A/D conversion will start if A/D converter start signal TRG4AN from the MTU2 is selected as the trigger in the A/D converter when TRG4AN is generated or if TRG4BN from the MTU2 is selected as the trigger in the A/D converter when TRG4BN is generated.

Table 10.58 Interrupt Sources and A/D Converter Start Request Signals

Target Registers	Interrupt Source	A/D Converter Start Request Signal
TGRA_0 and TCNT_0	Input capture/compare match	TRGAN
TGRA_1 and TCNT_1		
TGRA_2 and TCNT_2	_	
TGRA_3 and TCNT_3	_	
TGRA_4 and TCNT_4	_	
TCNT_4	TCNT_4 Trough in complementary PWM mode	_
TGRE_0 and TCNT_0	Compare match	TRG0N
TADCORA and TCNT_4	_	TRG4AN
TADCORB and TCNT_4	_	TRG4BN

# **10.6** Operation Timing

## 10.6.1 Input/Output Timing

# (1) TCNT Count Timing

Figures 10.93 and 94 show TCNT count timing in internal clock operation, and figure 10.95 shows TCNT count timing in external clock operation (normal mode), and figure 10.96 shows TCNT count timing in external clock operation (phase counting mode).




Figure 10.93 Count Timing in Internal Clock Operation (Channels 0 to 4)




Figure 10.94 Count Timing in Internal Clock Operation (Channel 5)




Figure 10.95 Count Timing in External Clock Operation (Channels 0 to 4)




Figure 10.96 Count Timing in External Clock Operation (Phase Counting Mode)

# (2) Output Compare Output Timing

A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 10.97 shows output compare output timing (normal mode and PWM mode) and figure 10.98 shows output compare output timing (complementary PWM mode and reset synchronous PWM mode).




Figure 10.97 Output Compare Output Timing (Normal Mode/PWM Mode)




Figure 10.98 Output Compare Output Timing (Complementary PWM Mode/Reset Synchronous PWM Mode)

# (3) Input Capture Signal Timing

Figure 10.99 shows input capture signal timing.




Figure 10.99 Input Capture Input Signal Timing

#### Timing for Counter Clearing by Compare Match/Input Capture **(4)**

Figures 10.100 and 101 show the timing when counter clearing on compare match is specified, and figure 10.102 shows the timing when counter clearing on input capture is specified.




Figure 10.100 Counter Clear Timing (Compare Match) (Channels 0 to 4)




Figure 10.101 Counter Clear Timing (Compare Match) (Channel 5)






Figure 10.102 Counter Clear Timing (Input Capture) (Channels 0 to 5)

# (5) Buffer Operation Timing

Figures 10.103 to 10.105 show the timing in buffer operation.



**Figure 10.103 Buffer Operation Timing (Compare Match)** 



**Figure 10.104 Buffer Operation Timing (Input Capture)** 




Figure 10.105 Buffer Transfer Timing (when TCNT Cleared)

# (6) Buffer Transfer Timing (Complementary PWM Mode)

Figures 10.106 to 10.108 show the buffer transfer timing in complementary PWM mode.




Figure 10.106 Transfer Timing from Buffer Register to Temporary Register (TCNTS Stop)




Figure 10.107 Transfer Timing from Buffer Register to Temporary Register (TCNTS Operating)




Figure 10.108 Transfer Timing from Temporary Register to Compare Register

# 10.6.2 Interrupt Signal Timing

# (1) TGF Flag Setting Timing in Case of Compare Match

Figures 10.109 and 110 show the timing for setting of the TGF flag in TSR on compare match, and TGI interrupt request signal timing.




Figure 10.109 TGI Interrupt Timing (Compare Match)




Figure 10.110 TGI Interrupt Timing (Compare Match) (Channel 5)

# (2) TGF Flag Setting Timing in Case of Input Capture

Figures 10.111 and 112 show the timing for setting of the TGF flag in TSR on input capture, and TGI interrupt request signal timing.




Figure 10.111 TGI Interrupt Timing (Input Capture) (Channels 0 to 4)




Figure 10.112 TGI Interrupt Timing (Input Capture) (Channel 5)

# (3) TCFV Flag/TCFU Flag Setting Timing

Figure 10.113 shows the timing for setting of the TCFV flag in TSR on overflow, and TCIV interrupt request signal timing.

Figure 10.114 shows the timing for setting of the TCFU flag in TSR on underflow, and TCIU interrupt request signal timing.




Figure 10.113 TCIV Interrupt Setting Timing




Figure 10.114 TCIU Interrupt Setting Timing

# (4) Status Flag Clearing Timing

After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the DMAC is activated, the flag is cleared automatically. Figures 10.115 and 116 show the timing for status flag clearing by the CPU, and figure 10.117 shows the timing for status flag clearing by the DMAC.




Figure 10.115 Timing for Status Flag Clearing by CPU (Channels 0 to 4)




Figure 10.116 Timing for Status Flag Clearing by CPU (Channel 5)




Figure 10.117 Timing for Status Flag Clearing by DTC Activation (Channels 0 to 4)

# 10.7 Usage Notes

## 10.7.1 Module Standby Mode Setting

MTU2 operation can be disabled or enabled using the standby control register. The initial setting is for MTU2 operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 22, Power-Down Modes.

# **10.7.2** Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The MTU2 will not operate properly at narrower pulse widths.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.118 shows the input clock conditions in phase counting mode.




Figure 10.118 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

# **10.7.3** Caution on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

Channel 0 to 4

$$f = \frac{P\phi}{(N+1)}$$

Channel 5

$$f = \frac{-P\phi}{N}$$

Where

f: Counter frequency

Pφ: Peripheral clock operating frequency

N: TGR set value

# 10.7.4 Contention between TCNT Write and Clear Operations

If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed.

Figure 10.119 shows the timing in this case.




Figure 10.119 Contention between TCNT Write and Clear Operations

# 10.7.5 Contention between TCNT Write and Increment Operations

If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented.

Figure 10.120 shows the timing in this case.




Figure 10.120 Contention between TCNT Write and Increment Operations

#### 10.7.6 Contention between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write is executed and the compare match signal is also generated.

Figure 10.121 shows the timing in this case.




Figure 10.121 Contention between TGR Write and Compare Match

# 10.7.7 Contention between Buffer Register Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation is the data after write.

Figure 10.122 shows the timing in this case.




Figure 10.122 Contention between Buffer Register Write and Compare Match

# 10.7.8 Contention between Buffer Register Write and TCNT Clear

When the buffer transfer timing is set at the TCNT clear by the buffer transfer mode register (TBTM), if TCNT clear occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation is the data before write.

Figure 10.123 shows the timing in this case.




Figure 10.123 Contention between Buffer Register Write and TCNT Clear

# 10.7.9 Contention between TGR Read and Input Capture

If an input capture signal is generated in the T1 state of a TGR read cycle, the data that is read will be the data in the buffer before input capture transfer for channels 0 to 4, and the data after input capture transfer for channel 5.

Figures 10.124 and 125 show the timing in this case.




Figure 10.124 Contention between TGR Read and Input Capture (Channels 0 to 4)




Figure 10.125 Contention between TGR Read and Input Capture (Channel 5)

## 10.7.10 Contention between TGR Write and Input Capture

If an input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed for channels 0 to 4. For channel 5, write to TGR is performed and the input capture signal is generated.

Figures 10.126 and 127 show the timing in this case.




Figure 10.126 Contention between TGR Write and Input Capture (Channels 0 to 4)





Figure 10.127 Contention between TGR Write and Input Capture (Channel 5)

## 10.7.11 Contention between Buffer Register Write and Input Capture

If an input capture signal is generated in the T2 state of a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed.






Figure 10.128 Contention between Buffer Register Write and Input Capture

### 10.7.12 TCNT2 Write and Overflow/Underflow Contention in Cascade Connection

With timer counters TCNT1 and TCNT2 in a cascade connection, when a contention occurs during TCNT\_1 count (during a TCNT\_2 overflow/underflow) in the T<sub>2</sub> state of the TCNT\_2 write cycle, the write to TCNT\_2 is conducted, and the TCNT\_1 count signal is disabled. At this point, if there is match with TGRA\_1 and the TCNT\_1 value, a compare signal is issued. Furthermore, when the TCNT\_1 count clock is selected as the input capture source of channel 0, TGRA\_0 to D\_0 carry out the input capture operation. In addition, when the compare match/input capture is selected as the input capture source of TGRB\_1, TGRB\_1 carries out input capture operation. The timing is shown in figure 10.129.

For cascade connections, be sure to synchronize settings for channels 1 and 2 when setting TCNT clearing.




Figure 10.129 TCNT\_2 Write and Overflow/Underflow Contention with Cascade **Connection** 

# 10.7.13 Counter Value during Complementary PWM Mode Stop

When counting operation is suspended with TCNT\_3 and TCNT\_4 in complementary PWM mode, TCNT\_3 has the timer dead time register (TDDR) value, and TCNT\_4 is held at H'0000.

When restarting complementary PWM mode, counting begins automatically from the initialized state. This explanatory diagram is shown in figure 10.130.

When counting begins in another operating mode, be sure that TCNT\_3 and TCNT\_4 are set to the initial values.




Figure 10.130 Counter Value during Complementary PWM Mode Stop

# 10.7.14 Buffer Operation Setting in Complementary PWM Mode

In complementary PWM mode, conduct rewrites by buffer operation for the PWM cycle setting register (TGRA\_3), timer cycle data register (TCDR), and duty setting registers (TGRB\_3, TGRA\_4, and TGRB\_4).

In complementary PWM mode, channel 3 and channel 4 buffers operate in accordance with bit settings BFA and BFB of TMDR\_3. When TMDR\_3's BFA bit is set to 1, TGRC\_3 functions as a buffer register for TGRA\_3. At the same time, TGRC\_4 functions as the buffer register for TGRA\_4, and TCBR functions as the TCDR's buffer register.



## 10.7.15 Reset Sync PWM Mode Buffer Operation and Compare Match Flag

When setting buffer operation for reset sync PWM mode, set the BFA and BFB bits of TMDR\_4 to 0. The TIOC4C pin will be unable to produce its waveform output if the BFA bit of TMDR\_4 is set to 1.

In reset sync PWM mode, the channel 3 and channel 4 buffers operate in accordance with the BFA and BFB bit settings of TMDR\_3. For example, if the BFA bit of TMDR\_3 is set to 1, TGRC\_3 functions as the buffer register for TGRA\_3. At the same time, TGRC\_4 functions as the buffer register for TGRA\_4.

The TGFC bit and TGFD bit of TSR\_3 and TSR\_4 are not set when TGRC\_3 and TGRD\_3 are operating as buffer registers.

Figure 10.131 shows an example of operations for TGR\_3, TGR\_4, TIOC3, and TIOC4, with TMDR\_3's BFA and BFB bits set to 1, and TMDR\_4's BFA and BFB bits set to 0.




Figure 10.131 Buffer Operation and Compare-Match Flags in Reset Synchronous PWM Mode

## 10.7.16 Overflow Flags in Reset Synchronous PWM Mode

When set to reset synchronous PWM mode, TCNT\_3 and TCNT\_4 start counting when the CST3 bit of TSTR is set to 1. At this point, TCNT\_4's count clock source and count edge obey the TCR\_3 setting.

In reset synchronous PWM mode, with cycle register TGRA\_3's set value at H'FFFF, when specifying TGR3A compare-match for the counter clear source, TCNT\_3 and TCNT\_4 count up to H'FFFF, then a compare-match occurs with TGRA\_3, and TCNT\_3 and TCNT\_4 are both cleared. At this point, TSR's overflow flag TCFV bit is not set.

Figure 10.132 shows a TCFV bit operation example in reset synchronous PWM mode with a set value for cycle register TGRA\_3 of H'FFFF, when a TGRA\_3 compare-match has been specified without synchronous setting for the counter clear source.




Figure 10.132 Reset Synchronous PWM Mode Overflow Flag

#### Contention between Overflow/Underflow and Counter Clearing 10.7.17

If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence.

Figure 10.133 shows the operation timing when a TGR compare match is specified as the clearing source, and when H'FFFF is set in TGR.




Figure 10.133 Contention between Overflow and Counter Clearing

### 10.7.18 Contention between TCNT Write and Overflow/Underflow

If there is an up-count or down-count in the T2 state of a TCNT write cycle, and overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 10.134 shows the operation timing when there is contention between TCNT write and overflow.




Figure 10.134 Contention between TCNT Write and Overflow

# 10.7.19 Cautions on Transition from Normal Operation or PWM Mode 1 to Reset-Synchronized PWM Mode

When making a transition from channel 3 or 4 normal operation or PWM mode 1 to reset-synchronized PWM mode, if the counter is halted with the output pins (TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, TIOC4D) in the high-level state, followed by the transition to reset-synchronized PWM mode and operation in that mode, the initial pin output will not be correct.

When making a transition from normal operation to reset-synchronized PWM mode, write H'11 to registers TIORH\_3, TIORL\_3, TIORH\_4, and TIORL\_4 to initialize the output pins to low level output, then set an initial register value of H'00 before making the mode transition.

When making a transition from PWM mode 1 to reset-synchronized PWM mode, first switch to normal operation, then initialize the output pins to low level output and set an initial register value of H'00 before making the transition to reset-synchronized PWM mode.

#### 10.7.20 Output Level in Complementary PWM Mode and Reset-Synchronized PWM Mode

When channels 3 and 4 are in complementary PWM mode or reset-synchronized PWM mode, the PWM waveform output level is set with the OLSP and OLSN bits in the timer output control register (TOCR). In the case of complementary PWM mode or reset-synchronized PWM mode, TIOR should be set to H'00.

#### 10.7.21 **Interrupts in Module Standby Mode**

If module standby mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DMAC activation source. Interrupts should therefore be disabled before entering module standby mode.

#### 10.7.22 Simultaneous Capture of TCNT\_1 and TCNT\_2 in Cascade Connection

When timer counters 1 and 2 (TCNT\_1 and TCNT\_2) are operated as a 32-bit counter in cascade connection, the cascade counter value cannot be captured successfully even if input-capture input is simultaneously done to TIOC1A and TIOC2A or to TIOC1B and TIOC2B. This is because the input timing of TIOC1A and TIOC2A or of TIOC1B and TIOC2B may not be the same when external input-capture signals to be input into TCNT\_1 and TCNT\_2 are taken in synchronization with the internal clock. For example, TCNT\_1 (the counter for upper 16 bits) does not capture the count-up value by overflow from TCNT\_2 (the counter for lower 16 bits) but captures the count value before the count-up. In this case, the values of TCNT\_1 = H'FFF1 and TCNT\_2 = H'0000 should be transferred to TGRA\_1 and TGRA\_2 or to TGRB\_1 and TGRB\_2, but the values of  $TCNT_1 = H'FFF0$  and  $TCNT_2 = H'0000$  are erroneously transferred.



# 10.8 MTU2 Output Pin Initialization

## **10.8.1** Operating Modes

The MTU2 has the following six operating modes. Waveform output is possible in all of these modes.

- Normal mode (channels 0 to 4)
- PWM mode 1 (channels 0 to 4)
- PWM mode 2 (channels 0 to 2)
- Phase counting modes 1 to 4 (channels 1 and 2)
- Complementary PWM mode (channels 3 and 4)
- Reset-synchronized PWM mode (channels 3 and 4)

The MTU2 output pin initialization method for each of these modes is described in this section.

## 10.8.2 Reset Start Operation

The MTU2 output pins (TIOC\*) are initialized low by a reset and in standby mode. Since MTU2 pin function selection is performed by the pin function controller (PFC), when the PFC is set, the MTU2 pin states at that point are output to the ports. When MTU2 output is selected by the PFC immediately after a reset, the MTU2 output initial level, low, is output directly at the port. When the active level is low, the system will operate at this point, and therefore the PFC setting should be made after initialization of the MTU2 output pins is completed.

Note: Channel number and port notation are substituted for \*.

#### 10.8.3 **Operation in Case of Re-Setting Due to Error During Operation, Etc.**

If an error occurs during MTU2 operation, MTU2 output should be cut by the system. Cutoff is performed by switching the pin output to port output with the PFC and outputting the inverse of the active level. For large-current pins, output can also be cut by hardware, using port output enable (POE). The pin initialization procedures for re-setting due to an error during operation, etc., and the procedures for restarting in a different mode after re-setting, are shown below.

The MTU2 has six operating modes, as stated above. There are thus 36 mode transition combinations, but some transitions are not available with certain channel and mode combinations. Possible mode transition combinations are shown in table 10.59.

**Table 10.59 Mode Transition Combinations** 

	After							
Before	Normal	PWM1	PWM2	PCM	CPWM	RPWM		
Normal	(1)	(2)	(3)	(4)	(5)	(6)		
PWM1	(7)	(8)	(9)	(10)	(11)	(12)		
PWM2	(13)	(14)	(15)	(16)	None	None		
PCM	(17)	(18)	(19)	(20)	None	None		
CPWM	(21)	(22)	None	None	(23) (24)	(25)		
RPWM	(26)	(27)	None	None	(28)	(29)		

### [Legend]

Normal: Normal mode PWM1: PWM mode 1 PWM2: PWM mode 2

PCM: Phase counting modes 1 to 4 CPWM: Complementary PWM mode RPWM: Reset-synchronized PWM mode



# 10.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation, etc.

- When making a transition to a mode (Normal, PWM1, PWM2, PCM) in which the pin output level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of a TIOR setting.
- In PWM mode 1, since a waveform is not output to the TIOC\*B (TIOC \*D) pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 1.
- In PWM mode 2, since a waveform is not output to the cycle register pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 2.
- In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, setting TIOR will not initialize the buffer register pins. If initialization is required, clear buffer mode, carry out initialization, then set buffer mode again.
- In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIOR will not initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out initialization, then set buffer mode again.
- When making a transition to a mode (CPWM, RPWM) in which the pin output level is selected by the timer output control register (TOCR) setting, switch to normal mode and perform initialization with TIOR, then restore TIOR to its initial value, and temporarily disable channel 3 and 4 output with the timer output master enable register (TOER). Then operate the unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, TOER setting).

Note: Channel number is substituted for \* indicated in this article.

Pin initialization procedures are described below for the numbered combinations in table 10.59. The active level is assumed to be low.

# (1) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Normal Mode

Figure 10.135 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in normal mode after re-setting.




Figure 10.135 Error Occurrence in Normal Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. After a reset, the TMDR setting is for normal mode.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Not necessary when restarting in normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.



### (2) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 10.136 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in PWM mode 1 after re-setting.




Figure 10.136 Error Occurrence in Normal Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC\*B side is not initialized. If initialization is required, initialize in normal mode, then switch to PWM mode 1.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

#### (3) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in PWM Mode 2

Figure 10.137 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in PWM mode 2 after re-setting.




Figure 10.137 Error Occurrence in Normal Mode, Recovery in PWM Mode 2

1 to 10 are the same as in figure 10.135.

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized. If initialization is required, initialize in normal mode, then switch to PWM mode 2.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is not necessary.



# (4) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Phase Counting Mode

Figure 10.138 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in phase counting mode after re-setting.




Figure 10.138 Error Occurrence in Normal Mode, Recovery in Phase Counting Mode

1 to 10 are the same as in figure 10.135.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary.

## (5) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Complementary PWM Mode

Figure 10.139 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in complementary PWM mode after re-setting.




Figure 10.139 Error Occurrence in Normal Mode, Recovery in Complementary PWM Mode

- 11. Initialize the normal mode waveform generation section with TIOR.
- 12. Disable operation of the normal mode waveform generation section with TIOR.
- 13. Disable channel 3 and 4 output with TOER.
- 14. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set complementary PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU2 output with the PFC.
- 18. Operation is restarted by TSTR.

## (6) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 10.140 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 10.140 Error Occurrence in Normal Mode, Recovery in Reset-Synchronized PWM Mode

- 14. Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set reset-synchronized PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU2 output with the PFC.
- 18. Operation is restarted by TSTR.

#### (7) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Normal Mode

Figure 10.141 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in normal mode after re-setting.




Figure 10.141 Error Occurrence in PWM Mode 1, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Set PWM mode 1.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 1, the TIOC\*B side is not initialized.)
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Set normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.



## (8) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in PWM Mode 1

Figure 10.142 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in PWM mode 1 after re-setting.




Figure 10.142 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 1

- 11. Not necessary when restarting in PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC\*B side is not initialized.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

### (9) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in PWM Mode 2

Figure 10.143 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in PWM mode 2 after re-setting.




Figure 10.143 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 2

1 to 10 are the same as in figure 10.141.

- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: PWM mode 2 can only be set for channels 0 to 2, and therefore TOER setting is not necessary.

## (10) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Phase Counting Mode

Figure 10.144 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in phase counting mode after re-setting.




Figure 10.144 Error Occurrence in PWM Mode 1, Recovery in Phase Counting Mode

1 to 10 are the same as in figure 10.141.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary.

## (11) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Complementary PWM Mode

Figure 10.145 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in complementary PWM mode after re-setting.




Figure 10.145 Error Occurrence in PWM Mode 1, Recovery in Complementary PWM Mode

- 11. Set normal mode for initialization of the normal mode waveform generation section.
- 12. Initialize the PWM mode 1 waveform generation section with TIOR.
- 13. Disable operation of the PWM mode 1 waveform generation section with TIOR.
- 14. Disable channel 3 and 4 output with TOER.
- 15. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 16. Set complementary PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU2 output with the PFC.
- 19. Operation is restarted by TSTR.

## (12) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 10.146 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in reset-synchronized PWM mode after re-setting.




Figure 10.146 Error Occurrence in PWM Mode 1, Recovery in Reset-Synchronized PWM Mode

- 15. Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR.
- 16. Set reset-synchronized PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU2 output with the PFC.
- 19. Operation is restarted by TSTR.

#### (13) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Normal Mode

Figure 10.147 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in normal mode after re-setting.




Figure 10.147 Error Occurrence in PWM Mode 2, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Set PWM mode 2.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 2, the cycle register pins are not initialized. In the example, TIOC \*A is the cycle register.)
- 4. Set MTU2 output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.



## (14) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 1

Figure 10.148 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 1 after re-setting.




Figure 10.148 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 1

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC\*B side is not initialized.)
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

### (15) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in PWM Mode 2

Figure 10.149 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 2 after re-setting.




Figure 10.149 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 2

- 10. Not necessary when restarting in PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

# (16) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is Restarted in Phase Counting Mode

Figure 10.150 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in phase counting mode after re-setting.




Figure 10.150 Error Occurrence in PWM Mode 2, Recovery in Phase Counting Mode

- 10. Set phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

#### (17) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Normal Mode

Figure 10.151 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in normal mode after re-setting.




Figure 10.151 Error Occurrence in Phase Counting Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Set phase counting mode.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
- 4. Set MTU2 output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set in normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.



## (18) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 10.152 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in PWM mode 1 after re-setting.




Figure 10.152 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 1

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC \*B side is not initialized.)
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

#### (19) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 2

Figure 10.153 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in PWM mode 2 after re-setting.




Figure 10.153 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 2

- 10. Set PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

## (20) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Phase Counting Mode

Figure 10.154 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in phase counting mode after re-setting.




Figure 10.154 Error Occurrence in Phase Counting Mode, Recovery in Phase Counting Mode

- 10. Not necessary when restarting in phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU2 output with the PFC.
- 13. Operation is restarted by TSTR.

## (21) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Normal Mode

Figure 10.155 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in normal mode after re-setting.




Figure 10.155 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 3. Set complementary PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The complementary PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU2 output becomes the complementary PWM output initial value.)
- 11. Set normal mode. (MTU2 output goes low.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.



## (22) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 10.156 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in PWM mode 1 after re-setting.




Figure 10.156 Error Occurrence in Complementary PWM Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1. (MTU2 output goes low.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC \*B side is not initialized.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

## (23) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode

Figure 10.157 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using the cycle and duty settings at the time the counter was stopped).




Figure 10.157 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode

- 11. Set MTU2 output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The complementary PWM waveform is output on compare-match occurrence.

## (24) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode

Figure 10.158 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using completely new cycle and duty settings).




Figure 10.158 Error Occurrence in Complementary PWM Mode, Recovery in Complementary PWM Mode

- 11. Set normal mode and make new settings. (MTU2 output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the complementary PWM mode output level and cyclic output enabling/disabling with TOCR.
- 14. Set complementary PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU2 output with the PFC.
- 17. Operation is restarted by TSTR.

## (25) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 10.159 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in reset-synchronized PWM mode.




Figure 10.159 Error Occurrence in Complementary PWM Mode, Recovery in Reset-Synchronized PWM Mode

- 11. Set normal mode. (MTU2 output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the reset-synchronized PWM mode output level and cyclic output enabling/disabling with TOCR.
- 14. Set reset-synchronized PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU2 output with the PFC.
- 17. Operation is restarted by TSTR.

## (26) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Normal Mode

Figure 10.160 shows an explanatory diagram of the case where an error occurs in reset-synchronized PWM mode and operation is restarted in normal mode after re-setting.




Figure 10.160 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR.
- 3. Set reset-synchronized PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The reset-synchronized PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU2 output becomes the reset-synchronized PWM output initial value.)
- 11. Set normal mode. (MTU2 positive phase output is low, and negative phase output is high.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.



## (27) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in PWM Mode 1

Figure 10.161 shows an explanatory diagram of the case where an error occurs in reset-synchronized PWM mode and operation is restarted in PWM mode 1 after re-setting.




Figure 10.161 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in PWM Mode 1

- 11. Set PWM mode 1. (MTU2 positive phase output is low, and negative phase output is high.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC \*B side is not initialized.)
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.



## (28) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode

Figure 10.162 shows an explanatory diagram of the case where an error occurs in resetsynchronized PWM mode and operation is restarted in complementary PWM mode after resetting.




Figure 10.162 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Complementary PWM Mode

- 11. Disable channel 3 and 4 output with TOER.
- 12. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 13. Set complementary PWM. (The MTU2 cyclic output pin goes low.)
- 14. Enable channel 3 and 4 output with TOER.
- 15. Set MTU2 output with the PFC.
- 16. Operation is restarted by TSTR.

## (29) Operation when Error Occurs during Reset-Synchronized PWM Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 10.163 shows an explanatory diagram of the case where an error occurs in reset-synchronized PWM mode and operation is restarted in reset-synchronized PWM mode after resetting.




Figure 10.163 Error Occurrence in Reset-Synchronized PWM Mode, Recovery in Reset-Synchronized PWM Mode

- 11. Set MTU2 output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The reset-synchronized PWM waveform is output on compare-match occurrence.

#### Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S)

This LSI has an on-chip multi-function timer pulse unit 2S (MTU2S) that comprises three 16-bit timer channels. The MTU2S includes channels 3 to 5 of the MTU2. For details, refer to section 10, Multi-Function Timer Pulse Unit 2 (MTU2). The MYU2S operates on Mφ clock (MTU clock) while the MTU2 operates on Pφ clock (peripheral clock) Thus the term Pφ in the MTU2 corresponds to Mφ in the MTU2S. To distinguish from the MTU2, "S" is added to the end of the MTU2S input/output pin and register names. For example, TIOC3A is called TIOC3AS and TGRA\_3 is called TGRA\_3S in this section.

The MTU2S can operate at 100 MHz max. for complementary PWM output functions or at 33 MHz max. for the other functions.

**Table 11.1 MTU2S Functions** 

Item		Channel 3	Channel 4	Channel 5	
Count clock		Mφ/1 Mφ/4 Mφ/16 Mφ/64 Mφ/256 Mφ/1024	Mφ/1 Mφ/4 Mφ/16 Mφ/64 Mφ/256 Mφ/1024	Μφ/1 Μφ/4 Μφ/16 Μφ/64	
General reg	jisters	TGRA_3S TGRB_3S	TGRA_4S TGRB_4S	TGRU_5S TGRV_5S TGRW_5S	
General reg buffer regist		TGRC_3S TGRD_3S	TGRC_4S TGRD_4S	_	
I/O pins		TIOC3AS TIOC3BS TIOC3CS TIOC3DS	TIOC4AS TIOC4BS TIOC4CS TIOC4DS	Input pins TIC5US TIC5VS TIC5WS	
Counter cle function	ar	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	
Compare	0 output	$\sqrt{}$	V	_	
match output	1 output	$\sqrt{}$	V	_	
output	Toggle output	√	√	_	
Input captur function	re	<b>√</b>	V	√	
Synchronou operation	ıs	<b>√</b>	V	_	
PWM mode	: 1	$\sqrt{}$	$\sqrt{}$	_	
PWM mode	2	_	_	_	
Complemer PWM mode	-	<b>√</b>	√	_	
Reset PWM	1 mode	$\sqrt{}$	$\sqrt{}$	_	
AC synchronous motor drive mode			_	_	
Phase counting mode		_	_	_	
Buffer opera	ation	√	V		

Item	Channel 3	Channel 4	Channel 5		
Counter function of compensation for dead time	_	_	√		
DMAC activation	_	_	_		
A/D converter start trigger	TGRA_3S compare match or input capture	TGRA_4S compare match or input capture	_		
		TCNT_4S underflow (trough) in complementary PWM mode			
Interrupt sources	5 sources	5 sources	3 sources		
	<ul> <li>Compare match or input capture 3AS</li> </ul>	<ul> <li>Compare match or input capture 4AS</li> </ul>	<ul> <li>Compare match or input capture 5US</li> </ul>		
	<ul> <li>Compare match or input capture 3BS</li> </ul>	<ul> <li>Compare match or input capture 4BS</li> </ul>	<ul> <li>Compare match or input capture 5VS</li> </ul>		
	<ul> <li>Compare match or input capture 3CS</li> </ul>	<ul> <li>Compare match or input capture 4CS</li> </ul>	<ul> <li>Compare match or input capture 5WS</li> </ul>		
	<ul> <li>Compare match or input capture 3DS</li> </ul>	<ul> <li>Compare match or input capture 4DS</li> </ul>			
	<ul> <li>Overflow</li> </ul>	<ul> <li>Overflow or underflow</li> </ul>			
A/D converter start request delaying function		<ul> <li>A/D converter start request at a match between TADCORA_4S and TCNT_4S</li> </ul>	_		
		<ul> <li>A/D converter start request at a match between TADCORB_4S and TCNT_4S</li> </ul>			

Item	Channel 3	Channel 4	Channel 5		
Interrupt skipping function	Skips TGRA_3S compare match interrupts	<ul> <li>Skips TCIV_4S interrupts</li> </ul>			

#### [Legend]

Possible

Not possible

#### 11.1 Input/Output Pins

**Table 11.2 Pin Configuration** 

Channel	Symbol	I/O	Function
3	TIOC3AS	I/O	TGRA_3S input capture input/output compare output/PWM output pin
	TIOC3BS	I/O	TGRB_3S input capture input/output compare output/PWM output pin
	TIOC3CS	I/O	TGRC_3S input capture input/output compare output/PWM output pin
	TIOC3DS	I/O	TGRD_3S input capture input/output compare output/PWM output pin
4	TIOC4AS	I/O	TGRA_4S input capture input/output compare output/PWM output pin
	TIOC4BS	I/O	TGRB_4S input capture input/output compare output/PWM output pin
	TIOC4CS	I/O	TGRC_4S input capture input/output compare output/PWM output pin
	TIOC4DS	I/O	TGRD_4S input capture input/output compare output/PWM output pin
5	TIC5US	Input	TGRU_5S input capture input/external pulse input pin
	TIC5VS	Input	TGRV_5S input capture input/external pulse input pin
	TIC5WS	Input	TGRW_5S input capture input/external pulse input pin

Note: For the pin configuration in complementary PWM mode, see table 10.54 in section 10.4.8, Complementary PWM Mode.

REJ09B0191-0200

#### 11.2 Register Descriptions

The MTU2S has the following registers. For details on register addresses and register states during each process, refer to section 24, List of Registers. To distinguish registers in each channel, an underscore and the channel number are added as a suffix to the register name; TCR for channel 3 is expressed as TCR\_3S.

**Table 11.3 Register Configuration** 

	Abbrevia-		Initial		Access
Register Name	tion	R/W	value	Address	Size
Timer control register_3S	TCR_3S	R/W	H'00	H'FFFE4200	8
Timer mode register_3S	TMDR_3S	R/W	H'00	H'FFFE4202	8
Timer I/O control register H_3S	TIORH_3S	R/W	H'00	H'FFFE4204	8
Timer I/O control register L_3S	TIORL_3S	R/W	H'00	H'FFFE4205	8
Timer interrupt enable register_3S	TIER_3S	R/W	H'00	H'FFFE4208	8
Timer status register_3S	TSR_3S	R/W	H'C0	H'FFFE422C	8
Timer counter_3S	TCNT_3S	R/W	H'0000	H'FFFE4210	16
Timer general register A_3S	TGRA_3S	R/W	H'FFFF	H'FFFE4218	16
Timer general register B_3S	TGRB_3S	R/W	H'FFFF	H'FFFE421A	16
Timer general register C_3S	TGRC_3S	R/W	H'FFFF	H'FFFE4224	16
Timer general register D_3S	TGRD_3S	R/W	H'FFFF	H'FFFE4226	16
Timer buffer operation transfer mode register_3S	TBTM_3S	R/W	H'00	H'FFFE4238	8
Timer control register_4S	TCR_4S	R/W	H'00	H'FFFE4201	8
Timer mode register_4S	TMDR_4S	R/W	H'00	H'FFFE4203	8
Timer I/O control register H_4S	TIORH_4S	R/W	H'00	H'FFFE4206	8
Timer I/O control register L_4S	TIORL_4S	R/W	H'00	H'FFFE4207	8
Timer interrupt enable register_4S	TIER_4S	R/W	H'00	H'FFFE4209	8
Timer status register_4S	TSR_4S	R/W	H'C0	H'FFFE422D	8
Timer counter_4S	TCNT_4S	R/W	H'0000	H'FFFE4212	16
Timer general register A_4S	TGRA_4S	R/W	H'FFFF	H'FFFE421C	16
Timer general register B_4S	TGRB_4S	R/W	H'FFFF	H'FFFE421E	16
	Timer mode register_3S  Timer I/O control register H_3S  Timer l/O control register L_3S  Timer interrupt enable register_3S  Timer status register_3S  Timer counter_3S  Timer general register A_3S  Timer general register B_3S  Timer general register C_3S  Timer general register D_3S  Timer buffer operation transfer mode register_3S  Timer control register_4S  Timer mode register_4S  Timer I/O control register H_4S  Timer I/O control register L_4S  Timer interrupt enable register_4S  Timer status register_4S  Timer counter_4S  Timer general register A_4S	Timer control register_3S TCR_3S Timer mode register_3S TMDR_3S Timer I/O control register H_3S TIORH_3S Timer I/O control register L_3S TIORL_3S Timer interrupt enable TIER_3S register_3S TSR_3S Timer status register_3S TSR_3S Timer general register A_3S TGRA_3S Timer general register B_3S TGRB_3S Timer general register C_3S TGRC_3S Timer general register D_3S TGRD_3S Timer general register D_3S TGRD_3S Timer buffer operation transfer mode register_3S Timer control register_4S TCR_4S Timer mode register_4S TORH_4S Timer I/O control register H_4S TIORH_4S Timer I/O control register L_4S TIORL_4S Timer status register_4S TSR_4S Timer status register_4S TSR_4S Timer counter_4S TSR_4S Timer counter_4S TCNT_4S Timer general register A_4S TGRA_4S	Timer control register_3S TCR_3S R/W  Timer mode register_3S TMDR_3S R/W  Timer I/O control register H_3S TIORH_3S R/W  Timer l/O control register L_3S TIORL_3S R/W  Timer interrupt enable TIER_3S R/W  Timer status register_3S TSR_3S R/W  Timer general register A_3S TGRA_3S R/W  Timer general register B_3S TGRB_3S R/W  Timer general register B_3S TGRB_3S R/W  Timer general register D_3S TGRD_3S R/W  Timer general register D_3S TGRD_3S R/W  Timer buffer operation transfer mode register_3S  Timer control register_4S TCR_4S R/W  Timer mode register_4S TMDR_4S R/W  Timer I/O control register H_4S TIORH_4S R/W  Timer interrupt enable TIER_4S R/W  Timer status register_4S TSR_4S R/W  Timer status register_4S TSR_4S R/W  Timer status register_4S TSR_4S R/W  Timer counter_4S TSR_4S R/W  Timer counter_4S TSR_4S R/W  Timer general register_4S TSR_4S R/W  Timer general register_4S TSR_4S R/W  Timer status register_4S TCNT_4S R/W  Timer general register_4S TGRA_4S R/W  Timer general register_4S TSR_4S R/W  Timer general register_4S TGRA_4S R/W  Timer general register_4S TGRA_4S R/W	Timer control register_3S TCR_3S R/W H'00  Timer mode register_3S TMDR_3S R/W H'00  Timer I/O control register H_3S TIORH_3S R/W H'00  Timer I/O control register L_3S TIORH_3S R/W H'00  Timer interrupt enable register_3S TIORL_3S R/W H'00  Timer status register_3S TSR_3S R/W H'00  Timer counter_3S TCNT_3S R/W H'0000  Timer general register A_3S TGRA_3S R/W H'FFFF  Timer general register B_3S TGRB_3S R/W H'FFFF  Timer general register C_3S TGRC_3S R/W H'FFFF  Timer general register D_3S TGRD_3S R/W H'FFFF  Timer buffer operation transfer rode register_3S  Timer control register_4S TCR_4S R/W H'00  Timer I/O control register H_4S TIORH_4S R/W H'00  Timer I/O control register L_4S TIORL_4S R/W H'00  Timer interrupt enable register_4S  Timer status register_4S TSR_4S R/W H'00  Timer counter_4S TSR_4S R/W H'000  Timer general register_4S TSR_4S R/W H'00  Timer counter_4S TSR_4S R/W H'0000  Timer general register A_4S TGRA_4S R/W H'00000	Register Name         tion         R/W         value         Address           Timer control register_3S         TCR_3S         R/W         H'00         H'FFFE4200           Timer mode register_3S         TMDR_3S         R/W         H'00         H'FFFE4202           Timer I/O control register L_3S         TIORH_3S         R/W         H'00         H'FFFE4204           Timer I/O control register L_3S         TIORL_3S         R/W         H'00         H'FFFE4205           Timer interrupt enable register_3S         TIER_3S         R/W         H'00         H'FFFE4208           register_3S         TSR_3S         R/W         H'00         H'FFFE4208           register_3S         TCNT_3S         R/W         H'000         H'FFFE4210           Timer general register A_3S         TGRA_3S         R/W         H'FFFF         H'FFFE4218           Timer general register B_3S         TGRB_3S         R/W         H'FFFF         H'FFFE4218           Timer general register D_3S         TGRD_3S         R/W         H'FFFF         H'FFFE4224           Timer buffer operation transfer mode register_4S         TGRA_4S         R/W         H'00         H'FFFE4228           Timer control register_4S         TCR_4S         R/W         H'00         H'FFFE42

Channel	Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
4	Timer general register C_4S	TGRC_4S	R/W	H'FFFF	H'FFFE4228	16
	Timer general register D_4S	TGRD_4S	R/W	H'FFFF	H'FFFE422A	16
	Timer buffer operation transfer mode register_4S	TBTM_4S	R/W	H'00	H'FFFE4239	8
	Timer A/D converter start request control register S	TADCRS	R/W	H'0000	H'FFFE4240	16
	Timer A/D converter start request cycle set register A_4S	TADCORA_ 4S	R/W	H'FFFF	H'FFFE4244	16
	Timer A/D converter start request cycle set register B_4S	TADCORB_ 4S	R/W	H'FFFF	H'FFFE4246	16
	Timer A/D converter start request cycle set buffer register A_4S	TADCOBRA _4S	R/W	H'FFFF	H'FFFE4248	16
	Timer A/D converter start request cycle set buffer register B_4S	TADCOBRB_ 4S	R/W	H'FFFF	H'FFFE424A	16
5	Timer control register U_5S	TCRU_5S	R/W	H'00	H'FFFE4084	8
	Timer control register V_5S	TCRV_5S	R/W	H'00	H'FFFE4094	8
	Timer control register W_5S	TCRW_5S	R/W	H'00	H'FFFE40A4	8
	Timer I/O control register U_5S	TIORU_5S	R/W	H'00	H'FFFE4086	8
	Timer I/O control register V_5S	TIORV_5S	R/W	H'00	H'FFFE4096	8
	Timer I/O control register W_5S	TIORW_5S	R/W	H'00	H'FFFE40A6	8
	Timer interrupt enable register_5S	TIER_5S	R/W	H'00	H'FFFE40B2	8
	Timer status register_5S	TSR_5S	R/W	H'00	H'FFFE40B0	8
	Timer start register_5S	TSTR_5S	R/W	H'00	H'FFFE40B4	8
	Timer counter U_5S	TCNTU_5S	R/W	H'0000	H'FFFE4080	16
	Timer counter V_5S	TCNTV_5S	R/W	H'0000	H'FFFE4090	16
	Timer counter W_5S	TCNTW_5S	R/W	H'0000	H'FFFE40A0	16
	Timer general register U_5S	TGRU_5S	R/W	H'FFFF	H'FFFE4082	16
	Timer general register V_5S	TGRV_5S	R/W	H'FFFF	H'FFFE4092	16
	Timer general register W_5S	TGRW_5S	R/W	H'FFFF	H'FFFE40A2	16
	Timer compare match clear register S	TCNTCMPCLRS	R/W	H'00	H'FFFE40B6	8

Channel	Register Name	Abbrevia- tion	R/W	Initial value	Address	Access Size
Common	Timer start register S	TSTRS	R/W	H'00	H'FFFE4280	8
	Timer synchronous register S	TSYRS	R/W	H'00	H'FFFE4281	8
	Timer counter synchronous start register S	TCSYSTRS	R/W	H'00	H'FFFE4282	8
	Timer read/write enable register S	TRWERS	R/W	H'01	H'FFFE4284	8
Common to 3 and	Timer output master enable register S	TOERS	R/W	H'C0	H'FFFE420A	8
4	Timer output control register 1S	TOCR1S	R/W	H'00	H'FFFE420E	8
	Timer output control register 2S	TOCR2S	R/W	H'00	H'FFFE420F	8
	Timer gate control register S	TGCRS	R/W	H80	H'FFFE420D	8
	Timer cycle control register S	TCDRS	R/W	H'FFFF	H'FFFE4214	16
	Timer dead time data register S	TDDRS	R/W	H'FFFF	H'FFFE4216	16
	Timer subcounter S	TCNTSS	R	H'0000	H'FFFE4220	16
	Timer cycle buffer register S	TCBRS	R/W	H'FFFF	H'FFFE4222	16
	Timer interrupt skipping set register S	TITCRS	R/W	H'00	H'FFFE4230	8
	Timer interrupt skipping counter S	TITCNTS	R	H'00	H'FFFE4231	8
	Timer buffer transfer set register S	TBTERS	R/W	H'00	H'FFFE4232	8
	Timer dead time enable register S	TDERS	R/W	H'01	H'FFFE4234	8
	Timer synchronous clear register S	TSYCRS	R/W	H'00	H'FFFE4250	8
	Timer waveform control register S	TWCRS	R/W	H'00	H'FFFE4260	8
	Timer output level buffer register S	TOLBRS	R/W	H'00	H'FFFE4236	8

# Section 12 Port Output Enable 2 (POE2)

The port output enable 2 (POE2) can be used to place the high-current pins (PE9/TIOC3B, PE11/TIOC3D, PE12/TIOC4A, PE13/TIOC4B, PE14/TIOC4C, PE15/TIOC4D, PD9/TIOC3BS, PD11/TIOC3DS, PD12/TIOC4AS, PD13/TIOC4BS, PD14/TIOC4CS, PD15/TIOC4DS, PD29/TIOC3BS, PD28/TIOC3DS, PD27/TIOC4AS, PD26/TIOC4BS, PD25/TIOC4CS, and PD24/TIOC4DS) and the pins for channel 0 of the MTU2 (PE0/TIOC0A, PE1/TIOC0B, PE2/TIOC0C, and PE3/TIOC0D) in high-impedance state, depending on the change on the POE0 to POE8 input pins and the output status of the high-current pins, or by modifying register settings. It can also simultaneously generate interrupt requests.

### 12.1 Features

- Each of the  $\overline{POE0}$  to  $\overline{POE8}$  input pins can be set for falling edge,  $P\phi/8 \times 16$ ,  $P\phi/16 \times 16$ , or  $P\phi/128 \times 16$  low-level sampling.
- High-current pins and the pins for channel 0 of the MTU2 can be placed in high-impedance state by POE0 to POE8 pin falling-edge or low-level sampling.
- High-current pins can be placed in high-impedance state when the high-current pin output levels are compared and simultaneous active-level output continues for one cycle or more.
- High-current pins and the pins for channel 0 of the MTU2 can be placed in high-impedance state by modifying the POE2 register settings.
- Interrupts can be generated by input-level sampling or output-level comparison results.

The POE2 has input level detection circuits, output level comparison circuits, and a high-impedance request/interrupt request generating circuit as shown in the block diagram of figure 12.1.



Figure 12.1 shows a block diagram of the POE2.




Figure 12.1 Block Diagram of POE2

#### **Input/Output Pins** 12.2

**Table 12.1 Pin Configuration** 

Pin Name	Symbol	I/O	Function
Port output enable input pins 0 to 3	POE0 to POE3	Input	Input request signals to place high- current pins (PE9/TIOC3B, PE11/TIOC3D, PE12/TIOC4A, PE13/TIOC4B, PE14/TIOC4C, and PE15/TIOC4D) for MTU2 in high- impedance state
Port output enable input pins 4 to 7	POE4 to POE7	Input	Input request signals to place high-current pins (PD9/TIOC3BS, PD11/TIOC3DS, PD12/TIOC4AS, PD13/TIOC4BS, PD14/TIOC4CS, PD15/TIOC4DS, PD29/TIOC3BS, PD28/TIOC3DS, PD27/TIOC4AS, PD26/TIOC4BS, PD25/TIOC4CS, and PD24/TIOC4DS) for MTU2S in high-impedance state
Port output enable input pin 8	POE8	Input	Inputs a request signal to place pins (PE0/TIOC0A, PE1/TIOC0B, PE2/TIOC0C, and PE3/TIOC0D) for channel 0 in MTU2 in high-impedance state

Table 12.2 shows output-level comparisons with pin combinations.

**Table 12.2 Pin Combinations** 

Pin Combination	I/O	Description
PE9/TIOC3B and PE11/TIOC3D	Output	The high-current pins for the MTU2 are placed in
PE12/TIOC4A and PE14/TIOC4C	_	high-impedance state when the pins simultaneously output an active level for one or
PE13/TIOC4B and PE15/TIOC4D		more cycles of the peripheral clock ( $P\phi$ ). (In the case of TOCS = 0 in timer output control register 1 (TOCR1) in the MTU2, low level when the output level select P (OLSP) bit is 0, or high level when the OLSP bit is 1. In the case of TOCS = 1, low level when the OLS3N, OLS3P, OLS2N, OLS2P, OLS1N, and OLS1P bits are 0 in TOCR2, or high level when these bits are 1.)
		This active level comparison is done when the MTU2 output function or general output function is selected in the pin function controller. If another function is selected, the output level is not checked.
		Pin combinations for output comparison and high- impedance control can be selected by POE2 registers.
PD9/TIOC3BS and PD11/TIOC3DS	Output	The high-current pins for the MTU2S are placed in
PD12/TIOC4AS and PD14/TIOC4CS	_	high-impedance state when the pins simultaneously output an active level for one or
PD13/TIOC4BS and PD15/TIOC4DS	_	more cycles of the peripheral clock ( $P\phi$ ). (In the
PD29/TIOC3BS and PD28/TIOC3DS	_	case of TOCS = 0 in timer output control register
PD27/TIOC4AS and PD25/TIOC4CS	_	1S (TOCR1S) in the MTU2S, low level when the output level select P (OLSP) bit is 0, or high level
PD26/TIOC4BS and PD24/TIOC4DS		when the OLSP bit is 1. In the case of TOCS = 1, low level when the OLS3N, OLS3P, OLS2N, OLS2P, OLS1N, and OLS1P bits are 0 in TOCR2S, or high level when these bits are 1.)
		This active level comparison is done when the MTU2S output function or general output function is selected in the pin function controller. If another function is selected, the output level is not checked.
		Pin combinations for output comparison and high- impedance control can be selected by POE2 registers.

#### **Register Descriptions** 12.3

The POE2 has the following registers.

**Table 12.3 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Input level control/status register 1	ICSR1	R/W	H'0000	H'FFFE5000	16
Output level control/status register 1	OCSR1	R/W	H'0000	H'FFFE5002	16
Input level control/status register 2	ICSR2	R/W	H'0000	H'FFFE5004	16
Output level control/status register 2	OCSR2	R/W	H'0000	H'FFFE5006	16
Input level control/status register 3	ICSR3	R/W	H'0000	H'FFFE5008	16
Software port output enable register	SPOER	R/W	H'00	H'FFFE500A	8
Port output enable control register 1	POECR1	R/W	H'00	H'FFFE500B	8
Port output enable control register 2	POECR2	R/W	H'7700	H'FFFE500C	16

All POE2 registers are initialized by a power-on reset, but not by a manual reset or in sleep mode, software standby mode, or module standby mode.

## 12.3.1 Input Level Control/Status Register 1 (ICSR1)

ICSR1 is a 16-bit readable/writable register that selects the  $\overline{POE0}$  to  $\overline{POE3}$  pin input modes, controls the enable/disable of interrupts, and indicates status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	POE3F	POE2F	POE1F	POE0F	-	-	-	PIE1	POE3	M[1:0]	POE2	M[1:0]	POE1	M[1:0]	POE0	M[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/(W)*	1 R/(W)*1	R/(W)*1	R/(W)*1	R	R	R	R/W	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	POE3F	0	R/(W)*1	POE3 Flag
				Indicates that a high impedance request has been input to the POE3 pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE3F after reading POE3F = 1         (when the falling edge is selected by bits 7 and 6 in ICSR1)     </li> </ul>
				<ul> <li>By writing 0 to POE3F after reading POE3F = 1 after a high level input to POE3 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 7 and 6 in ICSR1)</li> </ul>
				[Setting condition]
				<ul> <li>When the input set by bits 7 and 6 in ICSR1 occurs at the POE3 pin</li> </ul>

Bit	Bit Name	Initial Value	R/W	Description
14	POE2F	0	R/(W)*1	POE2 Flag
				Indicates that a high impedance request has been input to the POE2 pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE2F after reading POE2F = 1         (when the falling edge is selected by bits 5 and 4 in ICSR1)     </li> </ul>
				<ul> <li>By writing 0 to POE2F after reading POE2F = 1 after a high level input to POE2 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 5 and 4 in ICSR1)</li> </ul>
				[Setting condition]
				<ul> <li>When the input set by bits 5 and 4 in ICSR1 occurs at the POE2 pin</li> </ul>
13	POE1F	0	R/(W)*1	POE1 Flag
				Indicates that a high impedance request has been input to the POE1 pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE1F after reading POE1F = 1         (when the falling edge is selected by bits 3 and 2 in ICSR1)     </li> </ul>
				<ul> <li>By writing 0 to POE1F after reading POE1F = 1 after a high level input to POE1 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 3 and 2 in ICSR1)</li> </ul>
				[Setting condition]
				When the input set by bits 3 and 2 in ICSR1 occurs at the POE1 pin

Bit	Bit Name	Initial Value	R/W	Description
12	POE0F	0	R/(W)*1	POE0 Flag
				Indicates that a high impedance request has been input to the POE0 pin.
				[Clear conditions]
				<ul> <li>By writing 0 to POE0F after reading POE0F = 1         (when the falling edge is selected by bits 1 and 0 in ICSR1)     </li> </ul>
				<ul> <li>By writing 0 to POE0F after reading POE0F = 1 after a high level input to POE0 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR1)</li> </ul>
				[Set condition]
				<ul> <li>When the input set by bits 1 and 0 in ICSR1 occurs at the POE0 pin</li> </ul>
11 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	PIE1	0	R/W	Port Interrupt Enable 1
				Enables or disables interrupt requests when any one of the POE0F to POE3F bits of the ICSR1 is set to 1.
				0: Interrupt requests disabled
				1: Interrupt requests enabled
7, 6	POE3M[1:0]	00	R/W* <sup>2</sup>	POE3 Mode
				These bits select the input mode of the POE3 pin.
				00: Accept request on falling edge of POE3 input
				01: Accept request when POE3 input has been sampled for 16 Pφ/8 clock pulses and all are low level.
				10: Accept request when POE3 input has been sampled for 16 Pφ/16 clock pulses and all are low level.
				11: Accept request when POE3 input has been sampled for 16 Pφ/128 clock pulses and all are low level.



Bit	Bit Name	Initial Value	R/W	Description
5, 4	POE2M[1:0]	00	R/W* <sup>2</sup>	POE2 Mode
				These bits select the input mode of the POE2 pin.
				00: Accept request on falling edge of POE2 input
				01: Accept request when POE2 input has been sampled for 16 Pφ/8 clock pulses and all are low level.
				10: Accept request when POE2 input has been sampled for 16 Pφ/16 clock pulses and all are low level.
				11: Accept request when POE2 input has been sampled for 16 Pφ/128 clock pulses and all are low level.
3, 2	POE1M[1:0]	00	R/W* <sup>2</sup>	POE1 Mode
				These bits select the input mode of the POE1 pin.
				00: Accept request on falling edge of POE1 input
				01: Accept request when POE1 input has been sampled for 16 Pφ/8 clock pulses and all are low level.
				10: Accept request when POE1 input has been sampled for 16 Pφ/16 clock pulses and all are low level.
				11: Accept request when POE1 input has been sampled for 16 Pφ/128 clock pulses and all are low level.
1, 0	POE0M[1:0]	00	R/W* <sup>2</sup>	POE0 Mode
				These bits select the input mode of the $\overline{POE0}$ pin.
				00: Accept request on falling edge of POE0 input
				01: Accept request when POE0 input has been sampled for 16 Pφ/8 clock pulses and all are low level.
				10: Accept request when POE0 input has been sampled for 16 Pφ/16 clock pulses and all are low level.
				11: Accept request when POE0 input has been sampled for 16 Pφ/128 clock pulses and all are low level.



# 12.3.2 Output Level Control/Status Register 1 (OCSR1)

OCSR1 is a 16-bit readable/writable register that controls the enable/disable of both output level comparison and interrupts, and indicates status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OSF1	-	-	-	-	-	OCE1	OIE1	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/(W)*1	R	R	R	R	R	R/W*2	R/W	R	R	R	R	R	R	R	R

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15	OSF1	0	R/(W)*1	Output Short Flag 1
				Indicates that any one of the three pairs of MTU2 2- phase outputs to be compared has simultaneously become an active level.
				[Clearing condition]
				<ul> <li>By writing 0 to OSF1 after reading OSF1 = 1</li> </ul>
				[Setting condition]
				<ul> <li>When any one of the three pairs of 2-phase outputs has simultaneously become an active level</li> </ul>
14 to 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	OCE1	0	R/W* <sup>2</sup>	Output Short High-Impedance Enable 1
				Specifies whether to place the pins in high-impedance state when the OSF1 bit in OCSR1 is set to 1.
				0: Does not place the pins in high-impedance state
				1: Places the pins in high-impedance state
8	OIE1	0	R/W	Output Short Interrupt Enable 1
				Enables or disables interrupt requests when the OSF1 bit in OCSR is set to 1.
				0: Interrupt requests disabled
				1: Interrupt requests enabled

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	<del>_</del>	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

2. Can be modified only once after a power-on reset.

#### 12.3.3 **Input Level Control/Status Register 2 (ICSR2)**

ICSR2 is a 16-bit readable/writable register that selects the POE4 to POE7 pin input modes, controls the enable/disable of interrupts, and indicates status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	POE7F	POE6F	POE5F	POE4F	-	-	-	PIE2	POE7	M[1:0]	POE6I	M[1:0]	POE5I	M[1:0]	POE4	M[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/(W)*	R/(W)*1	R/(W)*1	R/(W)*1	R	R	R	R/W	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	POE7F	0	R/(W)*1	POE7 Flag
				Indicates that a high impedance request has been input to the POE7 pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE7F after reading POE7F = 1         (when the falling edge is selected by bits 7 and 6 in ICSR2)     </li> </ul>
				<ul> <li>By writing 0 to POE7F after reading POE7F = 1 after a high level input to POE7 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 7 and 6 in ICSR2)</li> </ul>
				[Setting condition]
				When the input condition set by bits 7 and 6 in ICSR2 occurs at the POE7 pin

		Initial		
Bit	Bit Name	Value	R/W	Description
14	POE6F	0	R/(W)*1	POE6 Flag
				Indicates that a high impedance request has been input to the POE6 pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE6F after reading POE6F = 1         (when the falling edge is selected by bits 5 and 4 in ICSR2)     </li> </ul>
				<ul> <li>By writing 0 to POE6F after reading POE6F = 1 after a high level input to POE6 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 5 and 4 in ICSR2)</li> </ul>
				[Setting condition]
				When the input condition set by bits 5 and 4 in ICSR2 occurs at the POE6 pin
13	POE5F	0	R/(W)*1	POE5 Flag
				Indicates that a high impedance request has been input to the POE5 pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE5F after reading POE5F = 1</li> </ul>
				(when the falling edge is selected by bits 3 and 2 in ICSR2)
				<ul> <li>By writing 0 to POE5F after reading POE5F = 1 after a high level input to POE5 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected</li> </ul>
				by bits 3 and 2 in ICSR2)
				[Setting condition]
				When the input condition set by bits 3 and 2 in ICSR2 occurs at the POE5 pin

Bit	Bit Name	Initial Value	R/W	Description
12	POE4F	0	R/(W)*1	POE4 Flag
				Indicates that a high impedance request has been input to the POE4 pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE4F after reading POE4F = 1         (when the falling edge is selected by bits 1 and 0 in ICSR2)     </li> </ul>
				<ul> <li>By writing 0 to POE4F after reading POE4F = 1 after a high level input to POE4 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR2)</li> <li>[Setting condition]</li> </ul>
				<ul> <li>When the input condition set by bits 1 and 0 in ICSR2 occurs at the POE4 pin</li> </ul>
11 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	PIE2	0	R/W	Port Interrupt Enable 2
				Enables or disables interrupt requests when any one of the POE4F to POE7F bits of the ICSR2 is set to 1.
				0: Interrupt requests disabled
				1: Interrupt requests enabled
7, 6	POE7M[1:0]	00	R/W* <sup>2</sup>	POE7 Mode
				These bits select the input mode of the $\overline{\text{POE7}}$ pin.
				00: Accept request on falling edge of POE7 input
				01: Accept request when POE7 input has been sampled for 16 Pφ/8 clock pulses and all are at a low level.
				10: Accept request when POE7 input has been sampled for 16 Pφ/16 clock pulses and all are at a low level.
				11: Accept request when POE7 input has been sampled for 16 Pφ/128 clock pulses and all are at a low level.

Bit	Bit Name	Initial Value	R/W	Description
5, 4	POE6M[1:0]	00	R/W* <sup>2</sup>	POE6 Mode
				These bits select the input mode of the $\overline{POE6}$ pin.
				00: Accept request on falling edge of POE6 input
				01: Accept request when POE6 input has been sampled for 16 Pφ/8 clock pulses and all are at a low level.
				10: Accept request when $\overline{POE6}$ input has been sampled for 16 P $\phi$ /16 clock pulses and all are at a low level.
				11: Accept request when $\overline{POE6}$ input has been sampled for 16 P $\phi$ /128 clock pulses and all are at a low level.
3, 2	POE5M[1:0]	00	R/W* <sup>2</sup>	POE5 Mode
				These bits select the input mode of the POE5 pin.
				00: Accept request on falling edge of POE5 input
				01: Accept request when POE5 input has been sampled for 16 Pφ/8 clock pulses and all are at a low level.
				10: Accept request when POE5 input has been sampled for 16 Pφ/16 clock pulses and all are at a low level.
				11: Accept request when POE5 input has been sampled for 16 Pφ/128 clock pulses and all are at a low level.
1, 0	POE4M[1:0]	00	R/W*2	POE4 Mode
				These bits select the input mode of the POE4 pin.
				00: Accept request on falling edge of POE4 input
				01: Accept request when POE4 input has been sampled for 16 Pφ/8 clock pulses and all are at a low level.
				10: Accept request when $\overline{POE4}$ input has been sampled for 16 P $\phi$ /16 clock pulses and all are at a low level.
				11: Accept request when $\overline{POE4}$ input has been sampled for 16 P $\phi$ /128 clock pulses and all are at a low level.

# 12.3.4 Output Level Control/Status Register 2 (OCSR2)

OCSR2 is a 16-bit readable/writable register that controls the enable/disable of both output level comparison and interrupts, and indicates status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OSF2	-	-	-	-	-	OCE2	OIE2	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/(W)*1	R	R	R	R	R	R/W*2	R/W	R	R	R	R	R	R	R	R

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	OSF2	0	R/(W)*1	Output Short Flag 2
				Indicates that any one of the three pairs of MTU2S 2- phase outputs to be compared has simultaneously become an active level.
				[Clearing condition]
				<ul> <li>By writing 0 to OSF2 after reading OSF2 = 1</li> </ul>
				[Setting condition]
				<ul> <li>When any one of the three pairs of 2-phase outputs has simultaneously become an active level</li> </ul>
14 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	OCE2	0	R/W* <sup>2</sup>	Output Short High-Impedance Enable 2
				Specifies whether to place the pins in high-impedance state when the OSF2 bit in OCSR2 is set to 1.
				0: Does not place the pins in high-impedance state
				1: Places the pins in high-impedance state

Bit	Bit Name	Initial Value	R/W	Description
8	OIE2	0	R/W	Output Short Interrupt Enable 2
				Enables or disables interrupt requests when the OSF2 bit in OCSR2 is set to 1.
				0: Interrupt requests disabled
				1: Interrupt requests enabled
7 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

2. Can be modified only once after a power-on reset.

## 12.3.5 Input Level Control/Status Register 3 (ICSR3)

ICSR3 is a 16-bit readable/writable register that selects the POE8 pin input mode, controls the enable/disable of interrupts, and indicates status.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	POE8F	-	-	POE8E	PIE3	-	-	-	-	-	-	POE8	M[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/(W)*1	R	R	R/W*2	R/W	R	R	R	R	R	R	R/W*2	R/W*2

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
12	POE8F	0	R/(W)*1	POE8 Flag
				Indicates that a high impedance request has been input to the $\overline{\text{POE8}}$ pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE8F after reading POE8F = 1         (when the falling edge is selected by bits 1 and 0 in ICSR3)     </li> </ul>
				<ul> <li>By writing 0 to POE8F after reading POE8F = 1 after a high level input to POE8 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR3)</li> </ul>
				[Setting condition]
				<ul> <li>When the input condition set by bits 1 and 0 in ICSR3 occurs at the POE8 pin</li> </ul>
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	POE8E	0	R/W* <sup>2</sup>	POE8 High-Impedance Enable
				Specifies whether to place the pins in high-impedance state when the POE8F bit in ICSR3 is set to 1.
				0: Does not place the pins in high-impedance state
				1: Places the pins in high-impedance state
8	PIE3	0	R/W	Port Interrupt Enable 3
				Enables or disables interrupt requests when the POE8 bit in ICSR3 is set to 1.
				0: Interrupt requests disabled
				1: Interrupt requests enabled
7 to 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
1, 0	POE8M[1:0]	00	R/W* <sup>2</sup>	POE8 Mode
				These bits select the input mode of the $\overline{POE8}$ pin.
				00: Accept request on falling edge of POE8 input
				01: Accept request when POE8 input has been sampled for 16 Pφ/8 clock pulses and all are low level.
				10: Accept request when POE8 input has been sampled for 16 Pφ/16 clock pulses and all are low level.
				11: Accept request when POE8 input has been sampled for 16 Pφ/128 clock pulses and all are low level.

2. Can be modified only once after a power-on reset.

# 12.3.6 Software Port Output Enable Register (SPOER)

SPOER is an 8-bit readable/writable register that controls high-impedance state of the pins.


Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	MTU2S HIZ	MTU2 CH0HIZ	MTU2 CH34HIZ
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	3 —	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2	MTU2SHIZ	0	R/W	MTU2S Output High-Impedance
				Specifies whether to place the high-current pins for the MTU2S in high-impedance state.
				0: Does not place the pins in high-impedance state
				[Clearing conditions]
				<ul> <li>Power-on reset</li> </ul>
				<ul> <li>By writing 0 to MTU2SHIZ after reading MTU2SHIZ = 1</li> </ul>
				1: Places the pins in high-impedance state
				[Setting condition]
				<ul> <li>By writing 1 to MTU2SHIZ</li> </ul>
1	MTU2CH0HIZ	0	R/W	MTU2 Channel 0 Output High-Impedance
				Specifies whether to place the pins for channel 0 in the MTU2 in high-impedance state.
				0: Does not place the pins in high-impedance state
				[Clearing conditions]
				<ul> <li>Power-on reset</li> </ul>
				<ul> <li>By writing 0 to MTU2CH0HIZ after reading MTU2CH0HIZ = 1</li> </ul>
				1: Places the pins in high-impedance state
				[Setting condition]
				By writing 1 to MTU2CH0HIZ
0	MTU2CH34HIZ	0	R/W	MTU2 Channel 3 and 4 Output High-Impedance
				Specifies whether to place the high-current pins for the MTU2 in high-impedance state.
				0: Does not place the pins in high-impedance state
				[Clearing conditions]
				<ul> <li>Power-on reset</li> </ul>
				<ul> <li>By writing 0 to MTU2CH34HIZ after reading MTU2CH34HIZ = 1</li> </ul>
				1: Places the pins in high-impedance state
				[Setting condition]
				By writing 1 to MTU2CH34HIZ

## 12.3.7 Port Output Enable Control Register 1 (POECR1)

POECR1 is an 8-bit readable/writable register that controls high-impedance state of the pins.



Note: \* Can be modified only once after a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3	MTU2PE3ZE	0	R/W*	MTU2 PE3 High-Impedance Enable
				Specifies whether to place the PE3/TIOC0D pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.
				0: Does not place the pin in high-impedance state
				1: Places the pin in high-impedance state
2	MTU2PE2ZE	0	R/W*	MTU2 PE2 High-Impedance Enable
				Specifies whether to place the PE2/TIOC0C pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.
				0: Does not place the pin in high-impedance state
				1: Places the pin in high-impedance state
1	MTU2PE1ZE	0	R/W*	MTU2 PE1 High-Impedance Enable
				Specifies whether to place the PE1/TIOC0B pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.
				0: Does not place the pin in high-impedance state
				1: Places the pin in high-impedance state

Bit	Bit Name	Initial Value	R/W	Description
0	MTU2PE0ZE	0	R/W*	MTU2 PE0 High-Impedance Enable
				Specifies whether to place the PE0/TIOC0A pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.
				0: Does not place the pin in high-impedance state
				1: Places the pin in high-impedance state

# 12.3.8 Port Output Enable Control Register 2 (POECR2)

POECR2 is a 16-bit readable/writable register that controls high-impedance state of the pins.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	MTU2 P1CZE	MTU2 P2CZE	MTU2 P3CZE	-	MTU2S P1CZE	MTU2S P2CZE		-	MTU2S P4CZE	MTU2S P5CZE		-	MTU2S P7CZE		MTU2S P9CZE
Initial value:	0	1	1	1	0	1	1	1	0	0	0	0	0	0	0	0
R/W:	R	R/W*	R/W*	R/W*	R	R/W*	R/W*	R/W*	R	R/W*	R/W*	R/W*	R	R/W*	R/W*	R/W*

Note: \* Can be modified only once after a power-on reset.

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14	MTU2P1CZE	1	R/W*	MTU2 Port 1 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2 high-current PE9/TIOC3B and PE11/TIOC3D pins and to place them in high-impedance state when the OSF1 bit is set to 1 while the OCE1 bit is 1 or when any one of the POE0F, POE1F, POE2F, POE3F, and MTU2CH34HIZ bits is set to 1.
				Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state

Bit	Bit Name	Initial Value	R/W	Description
13	MTU2P2CZE	1	R/W*	MTU2 Port 2 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2 high-current PE12/TIOC4A and PE14/TIOC4C pins and to place them in high-impedance state when the OSF1 bit is set to 1 while the OCE1 bit is 1 or when any one of the POE0F, POE1F, POE2F, POE3F, and MTU2CH34HIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state
				<ol> <li>Compares output levels and places the pins in high-impedance state</li> </ol>
12	MTU2P3CZE	1	R/W*	MTU2 Port 3 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2 high-current PE13/TIOC4B and PE15/TIOC4D pins and to place them in high-impedance state when the OSF1 bit is set to 1 while the OCE1 bit is 1 or when any one of the POE0F, POE1F, POE2F, POE3F, and MTU2CH34HIZ bits is set to 1.
				0: Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10	MTU2SP1CZE	. 1	R/W*	MTU2S Port 1 High-Impedance Disable
				This bit should be cleared to 0 when any of bits 6 to 4 and 2 to 0 in POECR2 is set to enable output comparison and high impedance. Otherwise, the pin state may be affected.
9	MTU2SP2CZE	1	R/W*	MTU2S Port 2 High-Impedance Disable
				This bit should be cleared to 0 when any of bits 6 to 4 and 2 to 0 in POECR2 is set to enable output comparison and high impedance. Otherwise, the pin state may be affected.



Bit	Bit Name	Initial Value	R/W	Description
8	MTU2SP3CZE	1	R/W*	MTU2S Port 3 High-Impedance Disable
				This bit should be cleared to 0 when any of bits 6 to 4 and 2 to 0 in POECR2 is set to enable output comparison and high impedance. Otherwise, the pin state may be affected.
7	<del></del>	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6	MTU2SP4CZE	0	R/W*	MTU2S Port 4 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD9/TIOC3BS and PD11/TIOC3DS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1. Note that when this bit is used, bits 10 to 8 should be cleared to 0.
				0: Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state
5	MTU2SP5CZE	0	R/W*	MTU2S Port 5 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD12/TIOC4AS and PD14/TIOC4CS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1. Note that when this bit is used, bits 10 to 8 should be cleared to 0.
				0: Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state

Bit	Bit Name	Initial Value	R/W	Description
4	MTU2SP6CZE		R/W*	MTU2S Port 6 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD13/TIOC4BS and PD15/TIOC4DS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1. Note that when this bit is used, bits 10 to 8 should be cleared to 0.
				0: Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	MTU2SP7CZE	0	R/W*	MTU2S Port 7 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD29/TIOC3BS and PD28/TIOC3DS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1. Note that when this bit is used, bits 10 to 8 should be cleared to 0.
				0: Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state



Bit	Bit Name	Initial Value	R/W	Description
1	MTU2SP8CZE	0	R/W*	MTU2S Port 8 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD27/TIOC4AS and PD25/TIOC4CS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1. Note that when this bit is used, bits 10 to 8 should be cleared to 0.
				0: Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state
0	MTU2SP9CZE	0	R/W*	MTU2S Port 9 Output Comparison/High-Impedance Enable
				Specifies whether to compare output levels for the MTU2S high-current PD26/TIOC4BS and PD24/TIOC4DS pins and to place them in high-impedance state when the OSF2 bit is set to 1 while the OCE2 bit is 1 or when any one of the POE4F, POE5F, POE6F, POE7F, and MTU2SHIZ bits is set to 1. Note that when this bit is used, bits 10 to 8 should be cleared to 0.
				0: Does not compare output levels or place the pins in high-impedance state
				Compares output levels and places the pins in high-impedance state



# 12.4 Operation

Table 12.4 shows the target pins for high-impedance control and conditions to place the pins in high-impedance state.

**Table 12.4 Target Pins and Conditions for High-Impedance Control** 

Pins	Conditions	Detailed Conditions
MTU2 high-current pins (PE9/TIOC3B and PE11/TIOC3D)	Input level detection, output level comparison, or SPOER setting	MTU2P1CZE • ((POE0F + POE1F + POE2F + POE3F) + (OSF1 • OCE1) + (MTU2CH34HIZ))
MTU2 high-current pins (PE12/TIOC4A and PE14/TIOC4C)	Input level detection, output level comparison, or SPOER setting	MTU2P2CZE • ((POE0F + POE1F + POE2F + POE3F) + (OSF1 • OCE1) + (MTU2CH34HIZ))
MTU2 high-current pins (PE13/TIOC4B and PE15/TIOC4D)	Input level detection, output level comparison, or SPOER setting	MTU2P3CZE • ((POE0F + POE1F + POE2F + POE3F) + (OSF1 • OCE1) + (MTU2CH34HIZ))
MTU2S high-current pins (PD9/TIOC3BS and PD11/TIOC3DS)	Input level detection, output level comparison, or SPOER setting	MTU2SP4CZE • ((POE4F + POE5F + POE6F + POE7F) + (OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins (PD12/TIOC4AS and PD14/TIOC4CS)	Input level detection, output level comparison, or SPOER setting	MTU2SP5CZE • ((POE4F + POE5F + POE6F + POE7F) + (OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins (PD13/TIOC4BS and PD15/TIOC4DS)	Input level detection, output level comparison, or SPOER setting	MTU2SP6CZE • ((POE4F + POE5F + POE6F + POE7F) + (OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins (PD29/TIOC3BS and PD28/TIOC3DS)	Input level detection, output level comparison, or SPOER setting	MTU2SP7CZE • ((POE4F + POE5F + POE6F + POE7F) + (OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins (PD27/TIOC4AS and PD25/TIOC4CS)	Input level detection, output level comparison, or SPOER setting	MTU2SP8CZE • ((POE4F + POE5F + POE6F + POE7F) + (OSF2 • OCE2) + (MTU2SHIZ))
MTU2S high-current pins (PD26/TIOC4BS and PD24/TIOC4DS)	Input level detection, output level comparison, or SPOER setting	MTU2SP9CZE • ((POE4F + POE5F + POE6F + POE7F) + (OSF2 • OCE2) + (MTU2SHIZ))
MTU2 channel 0 pins (PE0/TIOC0A)	Input level detection or SPOER setting	MTU2PE0ZE • ((POE8F • POE8E) + (MTU2CH0HIZ))

Pins	Conditions	Detailed Conditions
MTU2 channel 0 pins (PE1/TIOC0B)	Input level detection or SPOER setting	MTU2PE1ZE • ((POE8F • POE8E) + (MTU2CH0HIZ))
MTU2 channel 0 pins (PE2/TIOC0C)	Input level detection or SPOER setting	MTU2PE2ZE • ((POE8F • POE8E) + (MTU2CH0HIZ))
MTU2 channel 0 pins (PE3/TIOC0D)	Input level detection or SPOER setting	MTU2PE3ZE ◆ ((POE8F • POE8E) + (MTU2CH0HIZ))

### 12.4.1 Input Level Detection Operation

If the input conditions set by ICSR1 to ICSR3 occur on the  $\overline{POE0}$  to  $\overline{POE8}$  pins, the high-current pins and the pins for channel 0 of the MTU2 are placed in high-impedance state. Note however, that these high-current and MTU2 pins enter high-impedance state only when general input/output function, MTU2 function, or MTU2S function is selected for these pins.

### (1) Falling Edge Detection

When a change from a high to low level is input to the  $\overline{POE0}$  to  $\overline{POE8}$  pins, the high-current pins and the pins for channel 0 of the MTU2 are placed in high-impedance state.

Figure 12.2 shows the sample timing after the level changes in input to the  $\overline{POE0}$  to  $\overline{POE8}$  pins until the respective pins enter high-impedance state.




Figure 12.2 Falling Edge Detection

### (2) Low-Level Detection

Figure 12.3 shows the low-level detection operation. Sixteen continuous low levels are sampled with the sampling clock selected by ICSR1 to ICSR3. If even one high level is detected during this interval, the low level is not accepted.

The timing when the high-current pins enter the high-impedance state after the sampling clock is input is the same in both falling-edge detection and in low-level detection.




Figure 12.3 Low-Level Detection Operation

## 12.4.2 Output-Level Compare Operation

Figure 12.4 shows an example of the output-level compare operation for the combination of TIOC3B and TIOC3D. The operation is the same for the other pin combinations.




Figure 12.4 Output-Level Compare Operation

### 12.4.3 Release from High-Impedance State

High-current pins that have entered high-impedance state due to input-level detection can be released either by returning them to their initial state with a power-on reset, or by clearing all of the flags in bits 15 to 12 (POE8F to POE0F) of ICSR1 to ICSR3. However, note that when low-level sampling is selected by bits 7 to 0 in ICSR1 to ICSR3, just writing 0 to a flag is ignored (the flag is not cleared); flags can be cleared by writing 0 to it only after a high level is input to one of the POE0 to POE8 pins and is sampled.

High-current pins that have entered high-impedance state due to output-level detection can be released either by returning them to their initial state with a power-on reset, or by clearing the flag in bit 15 (OCF1 and OCF2) in OCSR1 and OCSR2. However, note that just writing 0 to a flag is ignored (the flag is not cleared); flags can be cleared only after an inactive level is output from the high-current pins. Inactive-level outputs can be achieved by setting the MTU2 and MTU2S internal registers.

# 12.5 Interrupts

The POE2 issues a request to generate an interrupt when the specified condition is satisfied during input level detection or output level comparison. Table 12.5 shows the interrupt sources and their conditions.

**Table 12.5** Interrupt Sources and Conditions

Name	Interrupt Source	Interrupt Flag	Condition
OEI1	Output enable interrupt 1	POE0F, POE1F, POE2F, POE3F, and OSF1	PIE1 • (POE0F + POE1F + POE2F + POE3F) + OIE1 • OSF1
OEI2	Output enable interrupt 2	POE8F	PIE3 • POE8F
OEI3	Output enable interrupt 3	POE4F, POE5F, POE6F, POE7F, and OSF2	PIE2 • (POE4F + POE5F + POE6F + POE7F) + OIE2 • OSF2

# Section 13 Compare Match Timer (CMT)

This LSI has an on-chip compare match timer (CMT) consisting of a two-channel 16-bit timer. The CMT has a16-bit counter, and can generate interrupts at set intervals.

#### 13.1 Features

- Independent selection of four counter input clocks at two channels
   Any of four internal clocks (Pφ/8, Pφ/32, Pφ/128, and Pφ/512) can be selected.
- Selection of DMA transfer request or interrupt request generation on compare match by DMAC setting
- When not in use, the CMT can be stopped by halting its clock supply to reduce power consumption.

Figure 13.1 shows a block diagram of CMT.




Figure 13.1 Block Diagram of CMT

#### **Register Descriptions** 13.2

The CMT has the following registers.


**Table 13.1 Register Configuration** 

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Common	Compare match timer start register	CMSTR	R/W	H'0000	H'FFFEC000	16
0	Compare match timer control/ status register_0	CMCSR_0	R/(W)*	H'0000	H'FFFEC002	16
	Compare match counter_0	CMCNT_0	R/W	H'0000	H'FFFEC004	8, 16
	Compare match constant register_0	CMCOR_0	R/W	H'FFFF	H'FFFEC006	8, 16
1	Compare match timer control/ status register_1	CMCSR_1	R/(W)*	H'0000	H'FFFEC008	16
	Compare match counter_1	CMCNT_1	R/W	H'0000	H'FFFEC00A	8, 16
	Compare match constant register_1	CMCOR_1	R/W	H'FFFF	H'FFFEC00C	8, 16

## 13.2.1 Compare Match Timer Start Register (CMSTR)

CMSTR is a 16-bit register that selects whether compare match counter (CMCNT) operates or is stopped.

CMSTR is initialized to H'0000 by a power-on reset or in software standby mode, but retains its previous value in module standby mode.



Bit	Bit Name	Initial Value	R/W	Description
15 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	STR1	0	R/W	Count Start 1
				Specifies whether compare match counter_1 operates or is stopped.
				0: CMCNT_1 count is stopped
				1: CMCNT_1 count is started
0	STR0	0	R/W	Count Start 0
				Specifies whether compare match counter_0 operates or is stopped.
				0: CMCNT_0 count is stopped
				1: CMCNT_0 count is started

#### **Compare Match Timer Control/Status Register (CMCSR)** 13.2.2

CMCSR is a 16-bit register that indicates compare match generation, enables or disables interrupts, and selects the counter input clock.

CMCSR is initialized to H'0000 by a power-on reset or in software standby mode, but retains its previous value in module standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	CMF	CMIE	-	-	-	-	CKS	S[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/(W)*	R/W	R	R	R	R	R/W	R/W

Note: \* Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	CMF	0	R/(W)*	Compare Match Flag
				Indicates whether or not the values of CMCNT and CMCOR match.
				0: CMCNT and CMCOR values do not match
				[Clearing condition]
				<ul> <li>When 0 is written to CMF after reading CMF = 1</li> </ul>
				1: CMCNT and CMCOR values match
6	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables compare match interrupt (CMI) generation when CMCNT and CMCOR values match (CMF = 1).
				0: Compare match interrupt (CMI) disabled
				1: Compare match interrupt (CMI) enabled
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.


Bit	Bit Name	Initial Value	R/W	Description
1, 0	CKS[1:0]	00	R/W	Clock Select
				These bits select the clock to be input to CMCNT from four internal clocks obtained by dividing the peripheral clock (P $\phi$ ). When the STR bit in CMSTR is set to 1, CMCNT starts counting on the clock selected with bits CKS[1:0].
				00: Pφ/8
				01: Pφ/32
				10: P
				11: P

Note: \* Only 0 can be written to clear the flag after 1 is read.

#### **13.2.3** Compare Match Counter (CMCNT)

CMCNT is a 16-bit register used as an up-counter. When the counter input clock is selected with bits CKS[1:0] in CMCSR, and the STR bit in CMSTR is set to 1, CMCNT starts counting using the selected clock. When the value in CMCNT and the value in compare match constant register (CMCOR) match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1.


CMCNT is initialized to H'0000 by a power-on reset or in software standby mode, but retains its previous value in module standby mode.



#### 13.2.4 Compare Match Constant Register (CMCOR)

CMCOR is a 16-bit register that sets the interval up to a compare match with CMCNT.

CMCOR is initialized to H'FFFF by a power-on reset or in software standby mode, but retains its previous value in module standby mode.



## 13.3 Operation

#### 13.3.1 Interval Count Operation

When an internal clock is selected with the CKS[1:0] bits in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts incrementing using the selected clock. When the values in CMCNT and CMCOR match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1. When the CMIE bit in CMCSR is set to 1 at this time, a compare match interrupt (CMI) is requested. CMCNT then starts counting up again from H'0000.

Figure 13.2 shows the operation of the compare match counter.




Figure 13.2 Counter Operation

#### 13.3.2 CMCNT Count Timing

One of four clocks ( $P\phi/8$ ,  $P\phi/32$ ,  $P\phi/128$ , and  $P\phi/512$ ) obtained by dividing the peripheral clock ( $P\phi$ ) can be selected with the CKS[1:0] bits in CMCSR. Figure 13.3 shows the timing.




Figure 13.3 Count Timing

## 13.4 Interrupts

#### 13.4.1 Interrupt Sources and DMA Transfer Requests

The CMT has channels and each of them to which a different vector address is allocated has a compare match interrupt. When both the compare match flag (CMF) and the interrupt enable bit (CMIE) are set to 1, the corresponding interrupt request is output. When the interrupt is used to activate a CPU interrupt, the priority of channels can be changed by the interrupt controller settings. For details, see section 5, Interrupt Controller (INTC).

Clear the CMF bit to 0 by the user exception handling routine. If this operation is not carried out, another interrupt will be generated. The direct memory access controller (DMAC) can be set to be activated when a compare match interrupt is requested. In this case, an interrupt is not issued to the CPU. If the setting to activate the DMAC has not been made, an interrupt request is sent to the CPU. The CMF bit is automatically cleared to 0 when data is transferred by the DMAC.

#### 13.4.2 Timing of Compare Match Flag Setting

When CMCOR and CMCNT match, a compare match signal is generated at the last state in which the values match (the timing when the CMCNT value is updated to H'0000) and the CMF bit in CMCSR is set to 1. That is, after a match between CMCOR and CMCNT, the compare match signal is not generated until the next CMCNT counter clock input. Figure 13.4 shows the timing of CMF bit setting.




Figure 13.4 Timing of CMF Setting

#### 13.4.3 Timing of Compare Match Flag Clearing

The CMF bit in CMCSR is cleared by first, reading as 1 then writing to 0. However, in the case of the DMAC being activated, the CMF bit is automatically cleared to 0 when data is transferred by the DMAC.

## 13.5 Usage Notes

#### 13.5.1 Conflict between Write and Compare-Match Processes of CMCNT

When the compare match signal is generated in the T2 cycle while writing to CMCNT, clearing CMCNT has priority over writing to it. In this case, CMCNT is not written to. Figure 13.5 shows the timing to clear the CMCNT counter.




Figure 13.5 Conflict between Write and Compare Match Processes of CMCNT

#### 13.5.2 Conflict between Word-Write and Count-Up Processes of CMCNT

Even when the count-up occurs in the T2 cycle while writing to CMCNT in words, the writing has priority over the count-up. In this case, the count-up is not performed. Figure 13.6 shows the timing to write to CMCNT in words.




Figure 13.6 Conflict between Word-Write and Count-Up Processes of CMCNT

#### 13.5.3 Conflict between Byte-Write and Count-Up Processes of CMCNT

Even when the count-up occurs in the T2 cycle while writing to CMCNT in bytes, the writing has priority over the count-up. In this case, the count-up is not performed. The byte data on the other side, which is not written to, is also not counted and the previous contents are retained.

Figure 13.7 shows the timing when the count-up occurs in the T2 cycle while writing to CMCNTH in bytes.




Figure 13.7 Conflict between Byte-Write and Count-Up Processes of CMCNT

### 13.5.4 Compare Match Between CMCNT and CMCOR

Do not set a same value to CMCNT and CMCOR while the count operation of CMCNT is stopped.

# Section 14 Watchdog Timer (WDT)

This LSI includes the watchdog timer (WDT), which externally outputs an overflow signal (WDTOVF) on overflow of the counter when the value of the counter has not been updated because of a system malfunction. The WDT can simultaneously generate an internal reset signal for the entire LSI.

The WDT is a single channel timer that counts up the clock oscillation settling period when the system leaves software standby mode or the temporary standby periods that occur when the clock frequency is changed. It can also be used as a general watchdog timer or interval timer.

#### 14.1 Features

- Can be used to ensure the clock oscillation settling time
   The WDT is used in leaving software standby mode or the temporary standby periods that occur when the clock frequency is changed.
- Can switch between watchdog timer mode and interval timer mode.
- Outputs WDTOVF signal in watchdog timer mode
  When the counter overflows in watchdog timer mode, the WDTOVF signal is output
  externally. It is possible to select whether to reset the LSI internally when this happens. Either
  the power-on reset or manual reset signal can be selected as the internal reset type.
- Interrupt generation in interval timer mode
   An interval timer interrupt is generated when the counter overflows.
- Choice of eight counter input clocks Eight clocks ( $P\phi \times 1$  to  $P\phi \times 1/16384$ ) that are obtained by dividing the peripheral clock can be selected.

Figure 14.1 shows a block diagram of the WDT.




Figure 14.1 Block Diagram of WDT

# 14.2 Input/Output Pin

Table 14.1 shows the pin configuration of the WDT.

**Table 14.1 Pin Configuration** 

Pin Name	Symbol	I/O	Function
Watchdog timer overflow	WDTOVF	Output	Outputs the counter overflow signal in watchdog timer mode

#### 14.3 **Register Descriptions**

The WDT has the following registers.

**Table 14.2 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Watchdog timer counter	WTCNT	R/W	H'00	H'FFFE0002	16*
Watchdog timer control/status register	WTCSR	R/W	H'18	H'FFFE0000	16*
Watchdog reset control/status register	WRCSR	R/W	H'1F	H'FFFE0004	16*


Note: For the access size, see section 14.3.4, Notes on Register Access.

#### 14.3.1 **Watchdog Timer Counter (WTCNT)**

WTCNT is an 8-bit readable/writable register that is incremented by cycles of the selected clock signal. When an overflow occurs, it generates a watchdog timer overflow signal (WDTOVF) in watchdog timer mode and an interrupt in interval timer mode. WTCNT is initialized to H'00 by a power-on reset caused by the RES pin or in software standby mode.

Use word access to write to WTCNT, writing H'5A in the upper byte. Use byte access to read from WTCNT.

The method for writing to WTCNT differs from that for other registers to prevent erroneous writes. See section 14.3.4, Notes on Register Access, for details.



#### 14.3.2 Watchdog Timer Control/Status Register (WTCSR)

WTCSR is an 8-bit readable/writable register composed of bits to select the clock used for the count, overflow flags, and timer enable bit.

WTCSR is initialized to H'18 by a power-on reset caused by the  $\overline{RES}$  pin or in software standby mode. When used to count the clock oscillation settling time for canceling software standby mode, it retains its value after counter overflow.

Use word access to write to WTCSR, writing H'A5 in the upper byte. Use byte access to read from WTCSR.

Note: The method for writing to WTCSR differs from that for other registers to prevent erroneous writes. See section 14.3.4, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0
	IOVF	WT/ĪT	TME	-	-		CKS[2:0]	
Initial value:	0	0	0	1	1	0	0	0
R/W:	R/(W)	R/W	R/W	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	IOVF	0	R/(W)	Interval Timer Overflow
				Indicates that WTCNT has overflowed in interval timer mode. This flag is not set in watchdog timer mode.
				0: No overflow
				1: WTCNT overflow in interval timer mode
				[Clearing condition]
				<ul> <li>When 0 is written to IOVF after reading IOVF</li> </ul>
6	WT/ĪT	0	R/W	Timer Mode Select
				Selects whether to use the WDT as a watchdog timer or an interval timer.
				0: Use as interval timer
				1: Use as watchdog timer
				Note: When the WTCNT overflows in watchdog timer mode, the WDTOVF signal is output externally. If this bit is modified when the WDT is running, the up-count may not be performed correctly.

		Initial						
Bit	Bit Name	Value	R/W	Description				
5	TME	0	R/W	Timer Enable				
				Starts and stops timer operation. Clear this bit to when using the WDT in software standby mode when changing the clock frequency.				
				0: Timer disabl	ed			
				Count-up st	ops and WTCNT va	llue is retained		
				1: Timer enabl	ed			
4, 3	_	All 1	R	Reserved				
				These bits are should always	always read as 1. The 1.	The write value		
2 to 0	CKS[2:0]	000	R/W	Clock Select				
				These bits select the clock to be used for the WTCN count from the eight types obtainable by dividing the peripheral clock ( $P\phi$ ). The overflow period that is shown inside the parenthesis in the table is the value when the peripheral clock ( $P\phi$ ) is 25 MHz.				
				Bits 2 to 0	Clock Ratio	Overflow Cycle		
				000:	1 × Pφ	10.2 μs		
				001:	1/64 × P¢	655.4 μs		
				010:	1/128 × P¢	1.3 ms		
				011:	1/256 × Pφ	2.6 ms		
				100:	1/512 × P¢	5.2 ms		
				101:	1/1024 × P¢	10.5 ms		
				110:	1/4096 × P¢	41.9 ms		
				111:	1/16384 × P¢	167.8 ms		
				running correctl	KS[2:0] are modifient, the up-count may y. Ensure that these that the WDT is not	e bits are modified		



#### 14.3.3 Watchdog Reset Control/Status Register (WRCSR)

WRCSR is an 8-bit readable/writable register that controls output of the internal reset signal generated by watchdog timer counter (WTCNT) overflow.

WRCSR is initialized to H'1F by input of a reset signal from the  $\overline{RES}$  pin, but is not initialized by the internal reset signal generated by overflow of the WDT. WRCSR is initialized to H'1F in software standby mode.

Note: The method for writing to WRCSR differs from that for other registers to prevent erroneous writes. See section 14.3.4, Notes on Register Access, for details.

Bit:	7	6	5	4	3	2	1	0
	WOVF	RSTE	RSTS	-	1	1	-	-
Initial value:	0	0	0	1	1	1	1	1
R/W:	R/(W)	R/W	R/W	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	WOVF	0	R/(W)	Watchdog Timer Overflow
				Indicates that the WTCNT has overflowed in watchdog timer mode. This bit is not set in interval timer mode.
				0: No overflow
				1: WTCNT has overflowed in watchdog timer mode
				[Clearing condition]
				When 0 is written to WOVF after reading WOVF
6	RSTE	0	R/W	Reset Enable
				Selects whether to generate a signal to reset the LSI internally if WTCNT overflows in watchdog timer mode. In interval timer mode, this setting is ignored.
				0: Not reset when WTCNT overflows*
				1: Reset when WTCNT overflows
				Note: * LSI not reset internally, but WTCNT and WTCSR reset within WDT.

		Initial		
Bit	Bit Name	Value	R/W	Description
5	RSTS	0	R/W	Reset Select
				Selects the type of reset when the WTCNT overflows in watchdog timer mode. In interval timer mode, this setting is ignored.
				0: Power-on reset
				1: Manual reset
4 to 0	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.

#### **14.3.4** Notes on Register Access

The watchdog timer counter (WTCNT), watchdog timer control/status register (WTCSR), and watchdog reset control/status register (WRCSR) are more difficult to write to than other registers. The procedures for reading or writing to these registers are given below.

#### (1) Writing to WTCNT and WTCSR

These registers must be written by a word transfer instruction. They cannot be written by a byte or longword transfer instruction.

When writing to WTCNT, set the upper byte to H'5A and transfer the lower byte as the write data, as shown in figure 14.2. When writing to WTCSR, set the upper byte to H'A5 and transfer the lower byte as the write data. This transfer procedure writes the lower byte data to WTCNT or WTCSR.




Figure 14.2 Writing to WTCNT and WTCSR

#### (2) Writing to WRCSR

WRCSR must be written by a word access to address H'FFFE0004. It cannot be written by byte transfer or longword transfer instructions.

Procedures for writing 0 to WOVF (bit 7) and for writing to RSTE (bit 6) and RSTS (bit 5) are different, as shown in figure 14.3.

To write 0 to the WOVF bit, the write data must be H'A5 in the upper byte and H'00 in the lower byte. This clears the WOVF bit to 0. The RSTE and RSTS bits are not affected. To write to the RSTE and RSTS bits, the upper byte must be H'5A and the lower byte must be the write data. The values of bits 6 and 5 of the lower byte are transferred to the RSTE and RSTS bits, respectively. The WOVF bit is not affected.




Figure 14.3 Writing to WRCSR

#### (3) Reading from WTCNT, WTCSR, and WRCSR

WTCNT, WTCSR, and WRCSR are read in a method similar to other registers. WTCSR is allocated to address H'FFFE0000, WTCNT to address H'FFFE0002, and WRCSR to address H'FFFE0004. Byte transfer instructions must be used for reading from these registers.

## 14.4 WDT Usage

#### 14.4.1 Canceling Software Standby Mode

The WDT can be used to cancel software standby mode with an interrupt such as an NMI interrupt. The procedure is described below. (The WDT does not operate when resets are used for canceling, so keep the  $\overline{RES}$  or  $\overline{MRES}$  pin low until clock oscillation settles.)

- 1. Before making a transition to software standby mode, always clear the TME bit in WTCSR to 0. When the TME bit is 1, an erroneous reset or interval timer interrupt may be generated when the count overflows.
- 2. Set the type of count clock used in the CKS[2:0] bits in WTCSR and the initial value of the counter in WTCNT. These values should ensure that the time till count overflow is longer than the clock oscillation settling time.
- 3. After setting the STBY bit of the standby control register (STBCR: see section 22, Power-Down Modes) to 1, the execution of a SLEEP instruction puts the system in software standby mode and clock operation then stops.
- 4. The WDT starts counting by detecting the edge change of the NMI signal.
- 5. When the WDT count overflows, the CPG starts supplying the clock and this LSI resumes operation. The WOVF flag in WRCSR is not set when this happens.



#### 14.4.2 Changing the Frequency

To change the frequency used by the PLL, use the WDT. When changing the frequency only by switching the divider, do not use the WDT.

- 1. Before changing the frequency, always clear the TME bit in WTCSR to 0. When the TME bit is 1, an erroneous reset or interval timer interrupt may be generated when the count overflows.
- 2. Set the type of count clock used in the CKS[2:0] bits in WTCSR and the initial value of the counter in WTCNT. These values should ensure that the time till count overflow is longer than the clock oscillation settling time. However, the WDT counts up using the clock after the setting.
- 3. When the frequency control register (FRQCR) is written to, this LSI stops temporarily. The WDT starts counting.
- 4. When the WDT count overflows, the CPG resumes supplying the clock and this LSI resumes operation. The WOVF flag in WRCSR is not set when this happens.
- 5. The counter stops at the value of H'00.
- 6. Before changing WTCNT after execution of the frequency change instruction, always confirm that the value of WTCNT is H'00 by reading from WTCNT.

#### 14.4.3 Using Watchdog Timer Mode

- 1. Set the WT/IT bit in WTCSR to 1, the type of count clock in the CKS[2:0] bits in WTCSR, whether this LSI is to be reset internally or not in the RSTE bit in WRCSR, the reset type if it is generated in the RSTS bit in WRCSR, and the initial value of the counter in WTCNT.
- 2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
- 3. While operating in watchdog timer mode, rewrite the counter periodically to H'00 to prevent the counter from overflowing.
- 4. When the counter overflows, the WDT sets the WOVF flag in WRCSR to 1, and the  $\overline{WDTOVF}$  signal is output externally (figure 14.4). The  $\overline{WDTOVF}$  signal can be used to reset the system. The  $\overline{WDTOVF}$  signal is output for  $64 \times P\phi$  clock cycles.
- 5. If the RSTE bit in WRCSR is set to 1, a signal to reset the inside of this LSI can be generated simultaneously with the  $\overline{\text{WDTOVF}}$  signal. Either power-on reset or manual reset can be selected for this interrupt by the RSTS bit in WRCSR. The internal reset signal is output for  $128 \times \text{P}\phi$  clock cycles.
- 6. When a WDT overflow reset is generated simultaneously with a reset input on the  $\overline{RES}$  pin, the  $\overline{RES}$  pin reset takes priority, and the WOVF bit in WRCSR is cleared to 0.




Figure 14.4 Operation in Watchdog Timer Mode

#### 14.4.4 Using Interval Timer Mode

When operating in interval timer mode, interval timer interrupts are generated at every overflow of the counter. This enables interrupts to be generated at set periods.

- 1. Clear the WT/IT bit in WTCSR to 0, set the type of count clock in the CKS[2:0] bits in WTCSR, and set the initial value of the counter in WTCNT.
- 2. Set the TME bit in WTCSR to 1 to start the count in interval timer mode.
- 3. When the counter overflows, the WDT sets the IOVF bit in WTCSR to 1 and an interval timer interrupt request is sent to the INTC. The counter then resumes counting.




Figure 14.5 Operation in Interval Timer Mode

### 14.5 Usage Notes

Pay attention to the following points when using the WDT in either the interval timer or watchdog timer mode.

#### 14.5.1 Timer Variation

After timer operation has started, the period from the power-on reset point to the first count up timing of WTCNT varies depending on the time period that is set by the TME bit of WTCSR. The shortest such time period is thus one cycle of the peripheral clock,  $P\phi$ , while the longest is the result of frequency division according to the value in the CKS[2:0] bits. The timing of subsequent incrementation is in accord with the selected frequency division ratio. Accordingly, this time difference is referred to as timer variation.

This also applies to the timing of the first incrementation after WTCNT has been written to during timer operation.

#### 14.5.2 Prohibition against Setting H'FF to WTCNT

When the value in WTCNT reaches H'FF, the WDT assumes that an overflow has occurred. Accordingly, when H'FF is set in WTCNT, an interval timer interrupt or WDT reset will occur immediately, regardless of the current clock selection by the CKS[2:0] bits.

## 14.5.3 System Reset by WDTOVF Signal

If the WDTOVF signal is input to the RES pin of this LSI, this LSI cannot be initialized correctly.

Avoid input of the  $\overline{\text{WDTOVF}}$  signal to the  $\overline{\text{RES}}$  pin of this LSI through glue logic circuits. To reset the entire system with the  $\overline{\text{WDTOVF}}$  signal, use the circuit shown in figure 14.6.




Figure 14.6 Example of System Reset Circuit Using WDTOVF Signal

#### 14.5.4 Manual Reset in Watchdog Timer Mode

When a manual reset occurs in watchdog timer mode, the bus cycle is continued. If a manual reset occurs while the bus is released or during DMAC burst transfer, manual reset exception handling will be pended until the CPU acquires the bus mastership.

However, if the duration from generation of the manual reset to the bus cycle end is equal to or longer than the duration of the internal manual reset activated, the occurrence of the internal manual reset source is ignored instead of being pended, and the manual reset exception handling is not executed.



# Section 15 Serial Communication Interface with FIFO (SCIF)

This LSI has a four-channel serial communication interface with FIFO (SCIF) that supports both asynchronous and clocked synchronous serial communication. It also has 16-stage FIFO registers for both transmission and reception independently for each channel that enable this LSI to perform efficient high-speed continuous communication.

#### 15.1 Features

- Asynchronous serial communication:
  - Serial data communication is performed by start-stop in character units. The SCIF can communicate with a universal asynchronous receiver/transmitter (UART), an asynchronous communication interface adapter (ACIA), or any other communications chip that employs a standard asynchronous serial system. There are eight selectable serial data communication formats.
  - Data length: 7 or 8 bits
  - Stop bit length: 1 or 2 bits
  - Parity: Even, odd, or none
  - Receive error detection: Parity, framing, and overrun errors
  - Break detection: Break is detected when a framing error is followed by at least one frame at the space 0 level (low level). It is also detected by reading the RxD level directly from the serial port register when a framing error occurs.
- Clocked synchronous serial communication:
  - Serial data communication is synchronized with a clock signal. The SCIF can communicate with other chips having a clocked synchronous communication function. There is one serial data communication format.
  - Data length: 8 bits
  - Receive error detection: Overrun errors
- Full duplex communication: The transmitting and receiving sections are independent, so the SCIF can transmit and receive simultaneously. Both sections use 16-stage FIFO buffering, so high-speed continuous data transfer is possible in both the transmit and receive directions.
- On-chip baud rate generator with selectable bit rates
- Internal or external transmit/receive clock source: From either baud rate generator (internal) or SCK pin (external)

- Four types of interrupts: Transmit-FIFO-data-empty interrupt, break interrupt, receive-FIFO-data-full interrupt, and receive-error interrupts are requested independently.
- When the SCIF is not in use, it can be stopped by halting the clock supplied to it, saving power.
- In asynchronous mode, on-chip modem control functions ( $\overline{RTS}$  and  $\overline{CTS}$ ) (only channel 3).
- The quantity of data in the transmit and receive FIFO data registers and the number of receive errors of the receive data in the receive FIFO data register can be ascertained.
- A time-out error (DR) can be detected when receiving in asynchronous mode.

Figure 15.1 shows a block diagram of the SCIF.




Figure 15.1 Block Diagram of SCIF

# 15.2 Input/Output Pins

Table 15.1 shows the pin configuration of the SCIF.

**Table 15.1 Pin Configuration** 

Channel	Pin Name	Symbol	I/O	Function
0 to 3	Serial clock pins	SCK0 to SCK3	I/O	Clock I/O
	Receive data pins	RxD0 to RxD3	Input	Receive data input
	Transmit data pins	TxD0 to TxD3	Output	Transmit data output
3	Request to send pin	RTS3	I/O	Request to send
	Clear to send pin	CTS3	I/O	Clear to send

#### **Register Descriptions 15.3**

The SCIF has the following registers.

**Table 15.2 Register Configuration** 

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	Serial mode register_0	SCSMR_0	R/W	H'0000	H'FFFE8000	16
	Bit rate register_0	SCBRR_0	R/W	H'FF	H'FFFE8004	8
	Serial control register_0	SCSCR_0	R/W	H'0000	H'FFFE8008	16
	Transmit FIFO data register_0	SCFTDR_0	W	Undefined	H'FFFE800C	8
	Serial status register_0	SCFSR_0	R/(W)*1	H'0060	H'FFFE8010	16
	Receive FIFO data register_0	SCFRDR_0	R	Undefined	H'FFFE8014	8
	FIFO control register_0	SCFCR_0	R/W	H'0000	H'FFFE8018	16
	FIFO data count register_0	SCFDR_0	R	H'0000	H'FFFE801C	16
	Serial port register_0	SCSPTR_0	R/W	H'0050	H'FFFE8020	16
	Line status register_0	SCLSR_0	R/(W)*2	H'0000	H'FFFE8024	16
1	Serial mode register_1	SCSMR_1	R/W	H'0000	H'FFFE8800	16
	Bit rate register_1	SCBRR_1	R/W	H'FF	H'FFFE8804	8
	Serial control register_1	SCSCR_1	R/W	H'0000	H'FFFE8808	16
	Transmit FIFO data register_1	SCFTDR_1	W	Undefined	H'FFFE880C	8
	Serial status register_1	SCFSR_1	R/(W)*1	H'0060	H'FFFE8810	16
	Receive FIFO data register_1	SCFRDR_1	R	Undefined	H'FFFE8814	8
	FIFO control register_1	SCFCR_1	R/W	H'0000	H'FFFE8818	16
	FIFO data count register_1	SCFDR_1	R	H'0000	H'FFFE881C	16
	Serial port register_1	SCSPTR_1	R/W	H'0050	H'FFFE8820	16
	Line status register_1	SCLSR_1	R/(W)*2	H'0000	H'FFFE8824	16

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
2	Serial mode register_2	SCSMR_2	R/W	H'0000	H'FFFE9000	16
	Bit rate register_2	SCBRR_2	R/W	H'FF	H'FFFE9004	8
	Serial control register_2	SCSCR_2	R/W	H'0000	H'FFFE9008	16
	Transmit FIFO data register_2	SCFTDR_2	W	Undefined	H'FFFE900C	8
	Serial status register_2	SCFSR_2	R/(W)*1	H'0060	H'FFFE9010	16
	Receive FIFO data register_2	SCFRDR_2	R	Undefined	H'FFFE9014	8
	FIFO control register_2	SCFCR_2	R/W	H'0000	H'FFFE9018	16
	FIFO data count register_2	SCFDR_2	R	H'0000	H'FFFE901C	16
	Serial port register_2	SCSPTR_2	R/W	H'0050	H'FFFE9020	16
	Line status register_2	SCLSR_2	R/(W)*2	H'0000	H'FFFE9024	16
3	Serial mode register_3	SCSMR_3	R/W	H'0000	H'FFFE9800	16
	Bit rate register_3	SCBRR_3	R/W	H'FF	H'FFFE9804	8
	Serial control register_3	SCSCR_3	R/W	H'0000	H'FFFE9808	16
	Transmit FIFO data register_3	SCFTDR_3	W	Undefined	H'FFFE980C	8
	Serial status register_3	SCFSR_3	R/(W)*1	H'0060	H'FFFE9810	16
	Receive FIFO data register_3	SCFRDR_3	R	Undefined	H'FFFE9814	8
	FIFO control register_3	SCFCR_3	R/W	H'0000	H'FFFE9818	16
	FIFO data count register_3	SCFDR_3	R	H'0000	H'FFFE981C	16
	Serial port register_3	SCSPTR_3	R/W	H'0050	H'FFFE9820	16
	Line status register_3	SCLSR_3	R/(W)*2	H'0000	H'FFFE9824	16


Notes: 1. Only 0 can be written to clear the flag. Bits 15 to 8, 3, and 2 are read-only bits that cannot be modified.

2. Only 0 can be written to clear the flag. Bits 15 to 1 are read-only bits that cannot be modified.

#### 15.3.1 **Receive Shift Register (SCRSR)**

SCRSR receives serial data. Data input at the RxD pin is loaded into SCRSR in the order received, LSB (bit 0) first, converting the data to parallel form. When one byte has been received, it is automatically transferred to the receive FIFO data register (SCFRDR).

The CPU cannot read or write to SCRSR directly.




#### 15.3.2 **Receive FIFO Data Register (SCFRDR)**

SCFRDR is a 16-byte FIFO register that stores serial receive data. The SCIF completes the reception of one byte of serial data by moving the received data from the receive shift register (SCRSR) into SCFRDR for storage. Continuous reception is possible until 16 bytes are stored. The CPU can read but not write to SCFRDR. If data is read when there is no receive data in the SCFRDR, the value is undefined.

When SCFRDR is full of receive data, subsequent serial data is lost.


SCFRDR is initialized to an undefined value by a power-on reset.



#### **15.3.3** Transmit Shift Register (SCTSR)

SCTSR transmits serial data. The SCIF loads transmit data from the transmit FIFO data register (SCFTDR) into SCTSR, then transmits the data serially from the TxD pin, LSB (bit 0) first. After transmitting one data byte, the SCIF automatically loads the next transmit data from SCFTDR into SCTSR and starts transmitting again.

The CPU cannot read or write to SCTSR directly.




#### 15.3.4 Transmit FIFO Data Register (SCFTDR)

SCFTDR is a 16-byte FIFO register that stores data for serial transmission. When the SCIF detects that the transmit shift register (SCTSR) is empty, it moves transmit data written in the SCFTDR into SCTSR and starts serial transmission. Continuous serial transmission is performed until there is no transmit data left in SCFTDR. The CPU can write to SCFTDR at all times.

When SCFTDR is full of transmit data (16 bytes), no more data can be written. If writing of new data is attempted, the data is ignored.

SCFTDR is initialized to an undefined value by a power-on reset.



## 15.3.5 Serial Mode Register (SCSMR)

SCSMR specifies the SCIF serial communication format and selects the clock source for the baud rate generator.

The CPU can always read and write to SCSMR. SCSMR is initialized to H'0000 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	C/Ā	CHR	PE	O/Ē	STOP	-	CKS	[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W


Bit	Bit Name	Initial Value	R/W	Description		
15 to 8		All 0	R	Reserved		
				These bits are always read as 0. The write value should always be 0.		
7	C/A	0	R/W	Communication Mode		
				Selects whether the SCIF operates in asynchronous or clocked synchronous mode.		
				0: Asynchronous mode		
				1: Clocked synchronous mode		
6	CHR	0	R/W	Character Length		
				Selects 7-bit or 8-bit data length in asynchronous mode. In the clocked synchronous mode, the data length is always 8 bits, regardless of the CHR setting.		
				0: 8-bit data		
				1: 7-bit data*		
				Note: * When 7-bit data is selected, the MSB (bit 7) of the transmit FIFO data register is not transmitted.		

		Initial				
Bit	Bit Name	Value	R/W	Description		
5	PE	0	R/W	Parity Enable		
				Selects whether to add a parity bit to transmit data and to check the parity of receive data, in asynchronous mode. In clocked synchronous mode, a parity bit is neither added nor checked, regardless of the PE setting.		
				0: Parity bit not added or checked		
				1: Parity bit added and checked*		
				Note: * When PE is set to 1, an even or odd parity bit is added to transmit data, depending on the parity mode (O/E) setting. Receive data parity is checked according to the even/odd (O/E) mode setting.		
4	O/Ē	0	R/W	Parity mode		
				Selects even or odd parity when parity bits are added and checked. The O/E setting is used only in asynchronous mode and only when the parity enable bit (PE) is set to 1 to enable parity addition and checking. The O/E setting is ignored in clocked synchronous mode, or in asynchronous mode when parity addition and checking is disabled.		
				0: Even parity* <sup>1</sup>		
				1: Odd parity* <sup>2</sup>		
				Notes: 1. If even parity is selected, the parity bit is added to transmit data to make an even number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an even number of 1s in the received character and parity bit combined.  2. If odd parity is selected, the parity bit is added to transmit data to make an add number of 1s.		
				to transmit data to make an odd number of 1s in the transmitted character and parity bit combined. Receive data is checked to see if it has an odd number of 1s in the received character and parity bit combined.		

Bit	Bit Name	Initial Value	R/W	Description
3	STOP	0	R/W	Stop Bit Length
				Selects one or two bits as the stop bit length in asynchronous mode. This setting is used only in asynchronous mode. It is ignored in clocked synchronous mode because no stop bits are added.
				When receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit, but if the second stop bit is 0, it is treated as the start bit of the next incoming character.
				<ol> <li>One stop bit When transmitting, a single 1-bit is added at the end of each transmitted character.</li> </ol>
				1: Two stop bits When transmitting, two 1 bits are added at the end of each transmitted character.
2		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	CKS[1:0]	00	R/W	Clock Select
				Select the internal clock source of the on-chip baud rate generator. For further information on the clock source, bit rate register settings, and baud rate, see section 15.3.8, Bit Rate Register (SCBRR).
				00: Pφ
				01: Ρφ/4
				10: Pφ/16
				11: Pφ/64
				Note: Pφ: Peripheral clock

#### 15.3.6 Serial Control Register (SCSCR)

SCSCR operates the SCIF transmitter/receiver, enables/disables interrupt requests, and selects the transmit/receive clock source. The CPU can always read and write to SCSCR. SCSCR is initialized to H'0000 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description			
15 to 8		All 0	R	Reserved			
				These bits are always read as 0. The write value should always be 0.			
7	TIE	0	R/W	Transmit Interrupt Enable			
				Enables or disables the transmit-FIFO-data-empty interrupt (TXI) requested when the serial transmit data is transferred from the transmit FIFO data register (SCFTDR) to the transmit shift register (SCTSR), when the quantity of data in the transmit FIFO register becomes less than the specified number of transmission triggers, and when the TDFE flag in the serial status register (SCFSR) is set to 1.			
				0: Transmit-FIFO-data-empty interrupt request (TXI) is disabled			
				1: Transmit-FIFO-data-empty interrupt request (TXI) is enabled*			
				Note: * The TXI interrupt request can be cleared by writing a greater quantity of transmit data than the specified transmission trigger number to SCFTDR and by clearing TDFE to 0 after reading 1 from TDFE, or can be cleared by clearing TIE to 0.			

Bit	Bit Name	Initial Value	R/W	Description
6	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables the receive FIFO data full (RXI) interrupts requested when the RDF flag or DR flag in serial status register (SCFSR) is set to1, receive-error (ERI) interrupts requested when the ER flag in SCFSR is set to1, and break (BRI) interrupts requested when the BRK flag in SCFSR or the ORER flag in line status register (SCLSR) is set to1.
				<ol> <li>Receive FIFO data full interrupt (RXI), receive-error interrupt (ERI), and break interrupt (BRI) requests are disabled</li> </ol>
				<ol> <li>Receive FIFO data full interrupt (RXI), receive-error interrupt (ERI), and break interrupt (BRI) requests are enabled*</li> </ol>
				Note: * RXI interrupt requests can be cleared by reading the DR or RDF flag after it has been set to 1, then clearing the flag to 0, or by clearing RIE to 0. ERI or BRI interrupt requests can be cleared by reading the ER, BR or ORER flag after it has been set to 1, then clearing the flag to 0, or by clearing RIE and REIE to 0.
5	TE	0	R/W	Transmit Enable
				Enables or disables the serial transmitter.
				0: Transmitter disabled
				1: Transmitter enabled*
				Note: * Serial transmission starts after writing of transmit data into SCFTDR. Select the transmit format in SCSMR and SCFCR and reset the transmit FIFO before setting TE to 1.

Bit	Bit Name	Initial Value	R/W	Description
4	RE	0	R/W	Receive Enable
				Enables or disables the serial receiver.
				0: Receiver disabled*1
				1: Receiver enabled*2
				Notes:1. Clearing RE to 0 does not affect the receive flags (DR, ER, BRK, RDF, FER, PER, and ORER). These flags retain their previous values.
				<ol> <li>Serial reception starts when a start bit is detected in asynchronous mode, or synchronous clock is detected in clocked synchronous mode. Select the receive format in SCSMR and SCFCR and reset the receive FIFO before setting RE to 1.</li> </ol>
3	REIE	0	R/W	Receive Error Interrupt Enable
				Enables or disables the receive-error (ERI) interrupts and break (BRI) interrupts. The setting of REIE bit is valid only when RIE bit is set to 0.
				Receive-error interrupt (ERI) and break interrupt     (BRI) requests are disabled
				1: Receive-error interrupt (ERI) and break interrupt (BRI) requests are enabled*
				Note: * ERI or BRI interrupt requests can be cleared by reading the ER, BR or ORER flag after it has been set to 1, then clearing the flag to 0, or by clearing RIE and REIE to 0. Even if RIE is set to 0, when REIE is set to 1, ERI or BRI interrupt requests are enabled. Set so If SCIF wants to inform INTC of ERI or BRI interrupt requests during DMA transfer.

Bit	Bit Name	Initial Value	R/W	Description
2	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
1, 0	CKE[1:0]	00	R/W	Clock Enable
				Select the SCIF clock source and enable or disable clock output from the SCK pin. Depending on CKE[1:0], the SCK pin can be used for serial clock output or serial clock input. If serial clock output is set in clocked synchronous mode, set the C/A bit in SCSMR to 1, and then set CKE[1:0].
				Asynchronous mode
				00: Internal clock, SCK pin used for input pin (input signal is ignored)
				01: Internal clock, SCK pin used for clock output (The output clock frequency is 16 times the bit rate.)
				10: External clock, SCK pin used for clock input (The input clock frequency is 16 times the bit rate.)
				11: Setting prohibited
				Clocked synchronous mode
				00: Internal clock, SCK pin used for serial clock output
				01: Internal clock, SCK pin used for serial clock output
				10: External clock, SCK pin used for serial clock input
				11: Setting prohibited

## 15.3.7 Serial Status Register (SCFSR)

SCFSR is a 16-bit register. The upper 8 bits indicate the number of receive errors in the receive FIFO data register, and the lower 8 bits indicate the status flag indicating SCIF operating state.

The CPU can always read and write to SCFSR, but cannot write 1 to the status flags (ER, TEND, TDFE, BRK, RDF, and DR). These flags can be cleared to 0 only if they have first been read (after being set to 1). Bits 3 (FER) and 2 (PER) are read-only bits that cannot be written.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PER	[3:0]			FER	[3:0]		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
Initial value:	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/(W)*	R/(W)*

Note: \* Only 0 can be written to clear the flag after 1 is read.

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 12	PER[3:0]	0000	R	Number of Parity Errors
				Indicate the quantity of data including a parity error in the receive data stored in the receive FIFO data register (SCFRDR). The value indicated by bits 15 to 12 after the ER bit in SCFSR is set, represents the number of parity errors in SCFRDR. When parity errors have occurred in all 16-byte receive data in SCFRDR, PER[3:0] shows 0000.
11 to 8	FER[3:0]	0000	R	Number of Framing Errors
				Indicate the quantity of data including a framing error in the receive data stored in SCFRDR. The value indicated by bits 11 to 8 after the ER bit in SCFSR is set, represents the number of framing errors in SCFRDR. When framing errors have occurred in all 16-byte receive data in SCFRDR, FER[3:0] shows 0000.

Bit	Bit Name	Initial Value	R/W	Description
7	ER	0	R/(W)*	Receive Error
				Indicates the occurrence of a framing error, or of a parity error when receiving data that includes parity.*1
				0: Receiving is in progress or has ended normally
				[Clearing conditions]
				<ul> <li>ER is cleared to 0 a power-on reset</li> </ul>
				<ul> <li>ER is cleared to 0 when the chip is when 0 is written after 1 is read from ER</li> </ul>
				1: A framing error or parity error has occurred.
				[Setting conditions]
				<ul> <li>ER is set to 1 when the stop bit is 0 after checking whether or not the last stop bit of the received data is 1 at the end of one data receive operation*<sup>2</sup></li> </ul>
				ER is set to 1 when the total number of 1s in the
				receive data plus parity bit does not match the even/odd parity specified by the O/E bit in SCSMR
				Notes: 1. Clearing the RE bit to 0 in SCSCR does not affect the ER bit, which retains its previous value. Even if a receive error occurs, the receive data is transferred to SCFRDR and the receive operation is continued. Whether or not the data read from SCFRDR includes a receive error can be detected by the FER and PER bits in SCFSR.
				<ol><li>In two stop bits mode, only the first stop bit is checked; the second stop bit is not checked.</li></ol>

Bit	Bit Name	Initial Value	R/W	Description
6	TEND	1	R/(W)*	Transmit End
			, ,	Indicates that when the last bit of a serial character was transmitted, SCFTDR did not contain valid data, so transmission has ended.
				0: Transmission is in progress
				[Clearing condition]
				<ul> <li>TEND is cleared to 0 when 0 is written after 1 is read from TEND after transmit data is written in SCFTDR*<sup>1</sup></li> </ul>
				1: End of transmission
				[Setting conditions]
				<ul> <li>TEND is set to 1 when the chip is a power-on reset</li> </ul>
				<ul> <li>TEND is set to 1 when TE is cleared to 0 in the serial control register (SCSCR)</li> </ul>
				<ul> <li>TEND is set to 1 when SCFTDR does not contain receive data when the last bit of a one-byte serial character is transmitted</li> </ul>
				Note: 1. Do not use this bit as a transmit end flag when the DMAC writes data to SCFTDR due to a TXI interrupt request.

Bit	Bit Name	Initial Value	R/W	Description
5	TDFE	1	R/(W)*	Transmit FIFO Data Empty
				Indicates that data has been transferred from the transmit FIFO data register (SCFTDR) to the transmit shift register (SCTSR), the quantity of data in SCFTDR has become less than the transmission trigger number specified by the TTRG[1:0] bits in the FIFO control register (SCFCR), and writing of transmit data to SCFTDR is enabled.
				<ol> <li>The quantity of transmit data written to SCFTDR is greater than the specified transmission trigger number</li> </ol>
				[Clearing conditions]
				<ul> <li>TDFE is cleared to 0 when data exceeding the specified transmission trigger number is written to SCFTDR after 1 is read from TDFE and then 0 is written</li> </ul>
				<ul> <li>TDFE is cleared to 0 when DMAC is activated by transmit FIFO data empty interrupt (TXI) and write data exceeding the specified transmission trigger number to SCFTDR</li> </ul>
				1: The quantity of transmit data in SCFTDR is less than or equal to the specified transmission trigger number*1
				[Setting conditions]
				<ul> <li>TDFE is set to 1 by a power-on reset</li> </ul>
				TDFE is set to 1 when the quantity of transmit data in SCFTDR becomes less than or equal to
				the specified transmission trigger number as a result of transmission
				Note: 1. Since SCFTDR is a 16-byte FIFO register, the maximum quantity of data that can be written when TDFE is 1 is "16 minus the specified transmission trigger number". If an attempt is made to write additional data, the data is ignored. The quantity of data in SCFTDR is indicated by the upper 8 bits of SCFDR.

Bit	Bit Name	Initial Value	R/W	Description
4	BRK	0	R/(W)*	Break Detection
				Indicates that a break signal has been detected in receive data.
				0: No break signal received
				[Clearing conditions]
				BRK is cleared to 0 when the chip is a power-on reset
				<ul> <li>BRK is cleared to 0 when software reads BRK after it has been set to 1, then writes 0 to BRK</li> </ul>
				1: Break signal received*1
				[Setting condition]
				BRK is set to 1 when data including a framing error is received, and a framing error occurs with
				space 0 in the subsequent receive data
				Note: 1. When a break is detected, transfer of the receive data (H'00) to SCFRDR stops after detection. When the break ends and the receive signal becomes mark 1, the transfer of receive data resumes.
3	FER	0	R	Framing Error Indication
				Indicates a framing error in the data read from the next receive FIFO data register (SCFRDR) in asynchronous mode.
				0: No receive framing error occurred in the next data read from SCFRDR
				[Clearing conditions]
				<ul> <li>FER is cleared to 0 when the chip undergoes a</li> </ul>
				power-on reset
				FER is cleared to 0 when no framing error is
				present in the next data read from SCFRDR
				<ol> <li>A receive framing error occurred in the next data read from SCFRDR.</li> </ol>
				[Setting condition]
				<ul> <li>FER is set to 1 when a framing error is present in the next data read from SCFRDR</li> </ul>

Bit	Bit Name	Initial Value	R/W	Description
2	PER	0	R	Parity Error Indication
				Indicates a parity error in the data read from the next receive FIFO data register (SCFRDR) in asynchronous mode.
				No receive parity error occurred in the next data read from SCFRDR
				[Clearing conditions]
				<ul> <li>PER is cleared to 0 when the chip undergoes a power-on reset</li> </ul>
				<ul> <li>PER is cleared to 0 when no parity error is present in the next data read from SCFRDR</li> </ul>
				1: A receive parity error occurred in the next data read from SCFRDR
				[Setting condition]
				<ul> <li>PER is set to 1 when a parity error is present in the next data read from SCFRDR</li> </ul>

Bit	Bit Name	Initial Value	R/W	Description
1	RDF	0	R/(W)*	Receive FIFO Data Full
				Indicates that receive data has been transferred to the receive FIFO data register (SCFRDR), and the quantity of data in SCFRDR has become more than the receive trigger number specified by the RTRG[1:0] bits in the FIFO control register (SCFCR).
				0: The quantity of transmit data written to SCFRDR is less than the specified receive trigger number
				[Clearing conditions]
				<ul> <li>RDF is cleared to 0 by a power-on reset, standby mode</li> </ul>
				<ul> <li>RDF is cleared to 0 when the SCFRDR is read until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number after 1 is read from RDF and then 0 is written</li> </ul>
				<ul> <li>RDF is cleared to 0 when DMAC is activated by receive FIFO data full interrupt (RXI) and read SCFRDR until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number</li> <li>1: The quantity of receive data in SCFRDR is more</li> </ul>
				than the specified receive trigger number
				[Setting condition]
				<ul> <li>RDF is set to 1 when a quantity of receive data more than the specified receive trigger number is stored in SCFRDR*1</li> </ul>
				Note: 1. As SCFTDR is a 16-byte FIFO register, the maximum quantity of data that can be read when RDF is 1 becomes the specified receive trigger number. If an attempt is made to read after all the data in SCFRDR has been read, the data is undefined. The quantity of receive data in SCFRDR is indicated by the lower 8 bits of SCFDR.


Bit	Bit Name	Initial Value	R/W	Description
0	DR	0	R/(W)*	Receive Data Ready
				Indicates that the quantity of data in the receive FIFO data register (SCFRDR) is less than the specified receive trigger number, and that the next data has not yet been received after the elapse of 15 ETU from the last stop bit in asynchronous mode. In clocked synchronous mode, this bit is not set to 1.
				0: Receiving is in progress, or no receive data remains in SCFRDR after receiving ended normally
				[Clearing conditions]
				<ul> <li>DR is cleared to 0 when the chip undergoes a power-on reset</li> </ul>
				<ul> <li>DR is cleared to 0 when all receive data are read after 1 is read from DR and then 0 is written.</li> </ul>
				<ul> <li>DR is cleared to 0 when all receive data are read after DMAC is activated by receive FIFO data full interrupt (RXI).</li> </ul>
				1: Next receive data has not been received
				[Setting condition]
				<ul> <li>DR is set to 1 when SCFRDR contains less data than the specified receive trigger number, and the next data has not yet been received after the elapse of 15 ETU from the last stop bit.*1</li> </ul>
				Note: 1. This is equivalent to 1.5 frames with the 8-bit, 1-stop-bit format. (ETU: elementary time unit)

Note: \* Only 0 can be written to clear the flag after 1 is read.

## 15.3.8 Bit Rate Register (SCBRR)

SCBRR is an 8-bit register that, together with the baud rate generator clock source selected by the CKS[1:0] bits in the serial mode register (SCSMR), determines the serial transmit/receive bit rate.

The CPU can always read and write to SCBRR. SCBRR is initialized to H'FF by a power-on reset. Each channel has independent baud rate generator control, so different values can be set in three channels.



The SCBRR setting is calculated as follows:

• Asynchronous mode:

$$N = \frac{P\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

• Clocked synchronous mode:

$$N = \frac{P\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bits/s)

N: SCBRR setting for baud rate generator  $(0 \le N \le 255)$ (The setting must satisfy the electrical characteristics.)

Po: Operating frequency for peripheral modules (MHz)

n: Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources and values of n, see table 15.3.)

**Table 15.3 SCSMR Settings** 

n	Clock Source	CKS[1]	CKS[0]
0	Рф	0	0
1	Рф/4	0	1
2	Рф/16	1	0
3	Рф/64	1	1

The bit rate error in asynchronous is given by the following formula:

Error (%) = 
$$\left\{ \frac{P\phi \times 10^{6}}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

Table 15.4 lists examples of SCBRR settings in asynchronous mode, and table 15.5 lists examples of SCBRR settings in clocked synchronous mode.

**Table 15.4 Bit Rates and SCBRR Settings (Asynchronous Mode)** 

Рφ (	M	Hz)
------	---	-----

		5	;		6			6.1	44
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	88	-0.25	2	106	-0.44	2	108	0.08
150	2	64	0.16	2	77	0.16	2	79	0.00
300	1	129	0.16	1	155	0.16	1	159	0.00
600	1	64	0.16	1	77	0.16	1	79	0.00
1200	0	129	0.16	0	155	0.16	0	159	0.00
2400	0	64	0.16	0	77	0.16	0	79	0.00
4800	0	32	-1.36	0	38	0.16	0	39	0.00
9600	0	15	1.73	0	19	-2.34	0	19	0.00
19200	0	7	1.73	0	9	-2.34	0	9	0.00
31250	0	4	0.00	0	5	0.00	0	5	2.40
38400	0	3	1.73	0	4	-2.34	0	4	0.00

# Pφ (MHz)

		7.37	728		8			9.83	304
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	130	-0.07	2	141	0.03	2	174	-0.26
150	2	95	0.00	2	103	0.16	2	127	0.00
300	1	191	0.00	1	207	0.16	1	255	0.00
600	1	95	0.00	1	103	0.16	1	127	0.00
1200	0	191	0.00	0	207	0.16	0	255	0.00
2400	0	95	0.00	0	103	0.16	0	127	0.00
4800	0	47	0.00	0	51	0.16	0	63	0.00
9600	0	23	0.00	0	25	0.16	0	31	0.00
19200	0	11	0.00	0	12	0.16	0	15	0.00
31250	0	6	5.33	0	7	0.00	0	9	-1.70
38400	0	5	0.00	0	6	-6.99	0	7	0.00

## Pφ (MHz)

						• •						
		10			12			12.28	88		14.74	156
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	177	-0.25	2	212	0.03	2	217	0.08	3	64	0.70
150	2	129	0.16	2	155	0.16	2	159	0.00	2	191	0.00
300	2	64	0.16	2	77	0.16	2	79	0.00	2	95	0.00
600	1	129	0.16	1	155	0.16	1	159	0.00	1	191	0.00
1200	1	64	0.16	1	77	0.16	1	79	0.00	1	95	0.00
2400	0	129	0.16	0	155	0.16	0	159	0.00	0	191	0.00
4800	0	64	0.16	0	77	0.16	0	79	0.00	0	95	0.00
9600	0	32	-1.36	0	38	0.16	0	39	0.00	0	47	0.00
19200	0	15	1.73	0	19	0.16	0	19	0.00	0	23	0.00
31250	0	9	0.00	0	11	0.00	0	11	2.40	0	14	-1.70
38400	0	7	1.73	0	9	-2.34	0	9	0.00	0	11	0.00
		•				•		•				

		16			19.66	08		20			24	
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	70	0.03	3	86	0.31	3	88	-0.25	3	106	-0.44
150	2	207	0.16	2	255	0.00	3	64	0.16	3	77	0.16
300	2	103	0.16	2	127	0.00	2	129	0.16	2	155	0.16
600	1	207	0.16	1	255	0.00	2	64	0.16	2	77	0.16
1200	1	103	0.16	1	127	0.00	1	129	0.16	1	155	0.16
2400	0	207	0.16	0	255	0.00	1	64	0.16	1	77	0.16
4800	0	103	0.16	0	127	0.00	0	129	0.16	0	155	0.16
9600	0	51	0.16	0	63	0.00	0	64	0.16	0	77	0.16
19200	0	25	0.16	0	31	0.00	0	32	-1.36	0	38	0.16
31250	0	15	0.00	0	19	-1.70	0	19	0.00	0	23	0.00
38400	0	12	0.16	0	15	0.00	0	15	1.73	0	19	-2.34

## Pφ (MHz)

		24.57	6		28.7	7		30			33	
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	108	0.08	3	126	0.31	3	132	0.13	3	145	0.33
150	3	79	0.00	3	92	0.46	3	97	-0.35	3	106	0.39
300	2	159	0.00	2	186	-0.08	2	194	0.16	2	214	-0.07
600	2	79	0.00	2	92	0.46	2	97	-0.35	2	106	0.39
1200	1	159	0.00	1	186	-0.08	1	194	0.16	1	214	-0.07
2400	1	79	0.00	1	92	0.46	1	97	-0.35	1	106	0.39
4800	0	159	0.00	0	186	-0.08	0	194	-1.36	0	214	-0.07
9600	0	79	0.00	0	92	0.46	0	97	-0.35	0	106	0.39
19200	0	39	0.00	0	46	-0.61	0	48	-0.35	0	53	-0.54
31250	0	24	-1.70	0	28	-1.03	0	29	0.00	0	32	0.00
38400	0	19	0.00	0	22	1.55	0	23	1.73	0	26	-0.54

Note: Settings with an error of 1% or less are recommended.

Table 15.5 Bit Rates and SCBRR Settings (Clocked Synchronous Mode)

Pφ (MHz)

Bit Rate		5		8		16		28.7		30		33
(bit/s)	n	N	n	N	n	N	n	N	n	N	n	N
110	_	_	_	_	_	_	_	_	_	_	_	
250	3	77	3	124	3	249	_	_	_	_	_	
500	3	38	2	249	3	124	3	223	3	233	3	255
1 k	2	77	2	124	2	249	3	111	3	116	3	125
2.5 k	1	124	1	199	2	99	2	178	2	187	2	200
5 k	0	249	1	99	1	199	2	89	2	93	2	100
10 k	0	124	0	199	1	99	1	178	1	187	1	200
25 k	0	49	0	79	0	159	1	71	1	74	1	80
50 k	0	24	0	39	0	79	0	143	0	149	0	160
100 k	_	_	0	19	0	39	0	71	0	74	0	80
250 k	0	4	0	7	0	15	_	_	0	29	0	31
500 k	_	_	0	3	0	7	_	_	0	14	0	15
1 M	_	_	0	1	0	3	_	_	_	_	0	7
2 M			0	0*	0	1	_	_		_	_	_

## [Legend]

Blank: No setting possible

—: Setting possible, but error occurs

\*: Continuous transmission/reception not possible

Table 15.6 indicates the maximum bit rates in asynchronous mode when the baud rate generator is used. Table 15.7 lists the maximum bit rates in asynchronous mode when the external clock input is used. Table 15.8 lists the maximum bit rates in clocked synchronous mode when the external clock input is used (when  $t_{seye} = 12t_{peye}^*$ ).

Note: \* Make sure that the electrical characteristics of this LSI and that of a connected LSI are satisfied.

Table 15.6 Maximum Bit Rates for Various Frequencies with Baud Rate Generator (Asynchronous Mode)

			Settings	
Pφ (MHz)	Maximum Bit Rate (bits/s)	n	N	
5	156250	0	0	
8	250000	0	0	
9.8304	307200	0	0	
12	375000	0	0	
14.7456	460800	0	0	
16	500000	0	0	
19.6608	614400	0	0	
20	625000	0	0	
24	750000	0	0	
24.576	768000	0	0	
28.7	896875	0	0	
30	937500	0	0	
33	1031250	0	0	

**Table 15.7** Maximum Bit Rates with External Clock Input (Asynchronous Mode)


Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
5	1.2500	78125
8	2.0000	125000
9.8304	2.4576	153600
12	3.0000	187500
14.7456	3.6864	230400
16	4.0000	250000
19.6608	4.9152	307200
20	5.0000	312500
24	6.0000	375000
24.576	6.1440	384000
28.7	7.1750	448436
30	7.5000	468750
33	8.25	515625

Table 15.8 Maximum Bit Rates with External Clock Input (Clocked Synchronous Mode,  $t_{\text{seye}} = 12t_{\text{peye}}$ )

Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
5	0.4166	416666.6
8	0.6666	666666.6
16	1.3333	1333333.3
24	2.0000	2000000.0
28.7	2.3916	2391666.6
30	2.5000	2500000.0
33	2.7500	2750000.0

#### FIFO Control Register (SCFCR) 15.3.9

SCFCR resets the quantity of data in the transmit and receive FIFO data registers, sets the trigger data quantity, and contains an enable bit for loop-back testing. SCFCR can always be read and written to by the CPU. It is initialized to H'0000 by a power-on reset.



		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
10 to 8	RSTRG[2:0]	000	R/W	RTS Output Active Trigger
				When the quantity of receive data in receive FIFO data register (SCFRDR) becomes more than the number shown below, RTS signal is set to high.
				000: 15
				001: 1
				010: 4
				011: 6
				100: 8
				101: 10
				110: 12
				111: 14

		Initial					
Bit	Bit Name	Value	R/W	Description			
7, 6	RTRG[1:0]	00	R/W	Receive FIFO Data Trigger	_		
				Set the quantity of receive data which sets the receive data full (RDF) flag in the serial status register (SCF The RDF flag is set to 1 when the quantity of receive data stored in the receive FIFO register (SCFRDR) i increased more than the set trigger number shown below.			
				Asynchronous mode	Clocked synchronous mode		
				00: 1	00: 1		
				01: 4	01: 2		
				10: 8	10: 8		
				11: 14	11: 14		
				receive data using D	s mode, to transfer the DMAC, set the receive trigger o other than 1, CPU must a left in SCFRDR.		
5, 4	TTRG[1:0]	00	R/W	Transmit FIFO Data Trigger			
				Set the quantity of remaining transmit data which sets the transmit FIFO data register empty (TDFE) flag in the serial status register (SCFSR). The TDFE flag is set to when the quantity of transmit data in the transmit FIFO data register (SCFTDR) becomes less than the set trigger number shown below.  00: 8 (8)* 01: 4 (12)* 10: 2 (14)* 11: 0 (16)* Note: * Values in parentheses mean the number of			
,				•	TDR when the TDFE flag is		

Bit	Bit Name	Initial Value	R/W	Description
3	MCE	0	R/W	Modem Control Enable
				Enables modem control signals $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ .
				For channels 0 to 2 in clocked synchronous mode, MCE bit should always be 0.
				0: Modem signal disabled*
				1: Modem signal enabled
				Note: * $\overline{\text{CTS}}$ is fixed at active 0 regardless of the input value, and $\overline{\text{RTS}}$ is also fixed at 0.
2	TFRST	0	R/W	Transmit FIFO Data Register Reset
				Disables the transmit data in the transmit FIFO data register and resets the data to the empty state.
				0: Reset operation disabled*
				1: Reset operation enabled
				Note: * Reset operation is executed by a power-on reset.
1	RFRST	0	R/W	Receive FIFO Data Register Reset
				Disables the receive data in the receive FIFO data register and resets the data to the empty state.
				0: Reset operation disabled*
				1: Reset operation enabled
				Note: * Reset operation is executed by a power-on reset.
0	LOOP	0	R/W	Loop-Back Test
				Internally connects the transmit output pin (TxD) and receive input pin (RxD) and internally connects the $\overline{\text{RTS}}$ pin and $\overline{\text{CTS}}$ pin and enables loop-back testing.
				0: Loop back test disabled
				1: Loop back test enabled

## 15.3.10 FIFO Data Count Set Register (SCFDR)

SCFDR is a 16-bit register which indicates the quantity of data stored in the transmit FIFO data register (SCFTDR) and the receive FIFO data register (SCFRDR).

It indicates the quantity of transmit data in SCFTDR with the upper 8 bits, and the quantity of receive data in SCFRDR with the lower 8 bits. SCFDR can always be read by the CPU. SCFDR is initialized to H'0000 by a power on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-			T[4:0]			-	-	-			R[4:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 13		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12 to 8	T[4:0]	00000	R	T4 to T0 bits indicate the quantity of non-transmitted data stored in SCFTDR. H'00 means no transmit data, and H'10 means that SCFTDR is full of transmit data.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4 to 0	R[4:0]	00000	R	R4 to R0 bits indicate the quantity of receive data stored in SCFRDR. H'00 means no receive data, and H'10 means that SCFRDR full of receive data.

## 15.3.11 Serial Port Register (SCSPTR)

SCSPTR controls input/output and data of pins multiplexed to SCIF function. Bits 7 and 6 can control input/output data of RTS pin. Bits 5 and 4 can control input/output data of CTS pin. Bits 3 and 2 can control input/output data of SCK pin. Bits 1 and 0 can input data from RxD pin and output data to TxD pin, so they control break of serial transmitting/receiving.

The CPU can always read and write to SCSPTR. SCSPTR is initialized to H'0050 by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
Initial value:	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W						

Bit	Bit Name	Initial Value	R/W	Description
15 to 8		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	RTSIO	0	R/W	RTS Port Input/Output
				Indicates input or output of the serial port $\overline{RTS}$ pin. When the $\overline{RTS}$ pin is actually used as a port outputting the RTSDT bit value, the MCE bit in SCFCR should be cleared to 0.
				0: RTSDT bit value not output to RTS pin
				1: RTSDT bit value output to $\overline{\text{RTS}}$ pin
6	RTSDT	1	R/W	RTS Port Data
				Indicates the input/output data of the serial port RTS pin. Input/output is specified by the RTSIO bit. For output, the RTSDT bit value is output to the RTS pin. The RTS pin status is read from the RTSDT bit regardless of the RTSIO bit setting. However, RTS input/output must be set in the PFC.  0: Input/output data is low level
				1: Input/output data is high level


		Initial		
Bit	Bit Name	Value	R/W	Description
5	CTSIO	0	R/W	CTS Port Input/Output
				Indicates input or output of the serial port $\overline{\text{CTS}}$ pin. When the $\overline{\text{CTS}}$ pin is actually used as a port outputting the CTSDT bit value, the MCE bit in SCFCR should be cleared to 0.
				0: CTSDT bit value not output to CTS pin
				1: CTSDT bit value output to $\overline{\text{CTS}}$ pin
4	CTSDT	1	R/W	CTS Port Data
				Indicates the input/output data of the serial port $\overline{\text{CTS}}$ pin. Input/output is specified by the CTSIO bit. For output, the CTSDT bit value is output to the $\overline{\text{CTS}}$ pin. The $\overline{\text{CTS}}$ pin status is read from the CTSDT bit regardless of the CTSIO bit setting. However, $\overline{\text{CTS}}$ input/output must be set in the PFC.
				0: Input/output data is low level
				1: Input/output data is high level
3	SCKIO	0	R/W	SCK Port Input/Output
				Indicates input or output of the serial port SCK pin. When the SCK pin is actually used as a port outputting the SCKDT bit value, the CKE[1:0] bits in SCSCR should be cleared to 0.
				0: SCKDT bit value not output to SCK pin
				1: SCKDT bit value output to SCK pin
2	SCKDT	0	R/W	SCK Port Data
				Indicates the input/output data of the serial port SCK pin. Input/output is specified by the SCKIO bit. For output, the SCKDT bit value is output to the SCK pin. The SCK pin status is read from the SCKDT bit regardless of the SCKIO bit setting. However, SCK input/output must be set in the PFC.
				0: Input/output data is low level
				1: Input/output data is high level

Bit	Bit Name	Initial Value	R/W	Description
1	SPB2IO	0	R/W	Serial Port Break Input/Output
				Indicates input or output of the serial port TxD pin. When the TxD pin is actually used as a port outputting the SPB2DT bit value, the TE bit in SCSCR should be cleared to 0.
				0: SPB2DT bit value not output to TxD pin
				1: SPB2DT bit value output to TxD pin
0	SPB2DT	0	R/W	Serial Port Break Data
				Indicates the input data of the RxD pin and the output data of the TxD pin used as serial ports. Input/output is specified by the SPB2IO bit. When the TxD pin is set to output, the SPB2DT bit value is output to the TxD pin. The RxD pin status is read from the SPB2DT bit regardless of the SPB2IO bit setting. However, RxD input and TxD output must be set in the PFC.
				0: Input/output data is low level
				1: Input/output data is high level

## 15.3.12 Line Status Register (SCLSR)

The CPU can always read or write to SCLSR, but cannot write 1 to the ORER flag. This flag can be cleared to 0 only if it has first been read (after being set to 1).

SCLSR is initialized to H'0000 by a power-on reset.



Note: \* Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	ORER	0	R/(W)*	Overrun Error
				Indicates the occurrence of an overrun error.
				0: Receiving is in progress or has ended normally*1
				[Clearing conditions]
				ORER is cleared to 0 when the chip is a power-on reset
				<ul> <li>ORER is cleared to 0 when 0 is written after 1 is read from ORER.</li> </ul>
				1: An overrun error has occurred*2
				[Setting condition]
				<ul> <li>ORER is set to 1 when the next serial receiving is finished while the receive FIFO is full of 16-byte receive data.</li> </ul>
				Notes: 1. Clearing the RE bit to 0 in SCSCR does not affect the ORER bit, which retains its previous value.
				<ol> <li>The receive FIFO data register (SCFRDR) retains the data before an overrun error has occurred, and the next received data is discarded. When the ORER bit is set to 1, the SCIF cannot continue the next serial reception.</li> </ol>

## 15.4 Operation

#### **15.4.1 Overview**

For serial communication, the SCIF has an asynchronous mode in which characters are synchronized individually, and a clocked synchronous mode in which communication is synchronized with clock pulses.

The SCIF has a 16-stage FIFO buffer for both transmission and receptions, reducing the overhead of the CPU, and enabling continuous high-speed communication. Furthermore, channel 3 has  $\overline{\text{RTS}}$  and  $\overline{\text{CTS}}$  signals to be used as modem control signals.

The transmission format is selected in the serial mode register (SCSMR), as shown in table 15.9. The SCIF clock source is selected by the combination of the CKE[1:0] bits in the serial control register (SCSCR), as shown in table 15.10.

## (1) Asynchronous Mode

- Data length is selectable: 7 or 8 bits
- Parity bit is selectable. So is the stop bit length (1 or 2 bits). The combination of the preceding selections constitutes the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, receive FIFO data full, overrun errors, receive data ready, and breaks.
- The number of stored data bytes is indicated for both the transmit and receive FIFO registers.
- An internal or external clock can be selected as the SCIF clock source.
  - When an internal clock is selected, the SCIF operates using the clock of on-chip baud rate generator.
  - When an external clock is selected, the external clock input must have a frequency 16 times the bit rate. (The on-chip baud rate generator is not used.)

## (2) Clocked Synchronous Mode

- The transmission/reception format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors (ORER).
- An internal or external clock can be selected as the SCIF clock source.
  - When an internal clock is selected, the SCIF operates using the clock of the on-chip baud rate generator, and outputs this clock to external devices as the synchronous clock.
  - When an external clock is selected, the SCIF operates on the input external synchronous clock not using the on-chip baud rate generator.



**Table 15.9 SCSMR Settings and SCIF Communication Formats** 

**SCSMR Settings** 

**SCIF Communication Format** 

Bit 7 C/A	Bit 6 CHR	Bit 5 PE	Bit 3 STOP	Mode	Data Length	Parity Bit	Stop Bit Length
0	0	0	0	Asynchronous	8 bits	Not set	1 bit
			1				2 bits
		1	0			Set	1 bit
			1				2 bits
	1	0	0		7 bits	Not set	1 bit
			1				2 bits
		1	0			Set	1 bit
			1				2 bits
1	х	Х	х	Clocked synchronous	8 bits	Not set	None

[Legend]

x: Don't care

Table 15.10 SCSMR and SCSCR Settings and SCIF Clock Source Selection

SCSMR	SCSCR			SCIF Transmit/Receive Clock
Bit 7 C/Ā	Bit 1, 0 CKE[1:0]	 Mode	Clock Source	SCK Pin Function
0	00	Asynchronous	Internal	SCIF does not use the SCK pin
	01			Outputs a clock with a frequency 16 times the bit rate
	10	_	External	Inputs a clock with frequency 16 times the bit rate
	11		Setting p	rohibited
1	0x	Clocked	Internal	Outputs the serial clock
	10	synchronous	External	Inputs the serial clock
	11		Setting p	rohibited

[Legend]

x: Don't care

### **15.4.2** Operation in Asynchronous Mode

In asynchronous mode, each transmitted or received character begins with a start bit and ends with a stop bit. Serial communication is synchronized one character at a time.

The transmitting and receiving sections of the SCIF are independent, so full duplex communication is possible. The transmitter and receiver are 16-byte FIFO buffered, so data can be written and read while transmitting and receiving are in progress, enabling continuous transmitting and receiving.

Figure 15.2 shows the general format of asynchronous serial communication.

In asynchronous serial communication, the communication line is normally held in the mark (high) state. The SCIF monitors the line and starts serial communication when the line goes to the space (low) state, indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit (high or low), and stop bit (high), in that order.

When receiving in asynchronous mode, the SCIF synchronizes at the falling edge of the start bit. The SCIF samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit rate. Receive data is latched at the center of each bit.




Figure 15.2 Example of Data Format in Asynchronous Communication (8-Bit Data with Parity and Two Stop Bits)

### (1) Transmit/Receive Formats

Table 15.11 lists the eight communication formats that can be selected in asynchronous mode. The format is selected by settings in the serial mode register (SCSMR).

**Table 15.11 Serial Communication Formats (Asynchronous Mode)** 

SC	SMR	Bits	Serial Transmit/Receive Format and Frame Length											
CHR	PE	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	START				8-bi	t data				STOP		
0	0	1	START				8-bi	t data				STOP	STOP	
0	1	0	START				8-bi	t data				Р	STOP	
0	1	1	START				8-bi	t data				Р	STOP	STOP
1	0	0	START			7	-bit da	ta			STOP			
1	0	1	START			7-	-bit da	ta			STOP	STOP		
1	1	0	START			7	-bit da	ta			Р	STOP		
1	1	1	START			7	-bit da	ta			Р	STOP	STOP	

[Legend]

START: Start bit STOP: Stop bit P: Parity bit

## (2) Clock

An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCIF transmit/receive clock. The clock source is selected by the  $C/\overline{A}$  bit in the serial mode register (SCSMR) and bits CKE[1:0] in the serial control register (SCSCR). For clock source selection, refer to table 15.10, SCSMR and SCSCR Settings and SCIF Clock Source Selection.

When an external clock is input at the SCK pin, it must have a frequency equal to 16 times the desired bit rate.

When the SCIF operates on an internal clock, it can output a clock signal on the SCK pin. The frequency of this output clock is 16 times the desired bit rate.

### (3) Transmitting and Receiving Data

### • SCIF Initialization (Asynchronous Mode)

Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCIF as follows.

When changing the operation mode or the communication format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing TE to 0 initializes the transmit shift register (SCTSR). Clearing TE and RE to 0, however, does not initialize the serial status register (SCFSR), transmit FIFO data register (SCFTDR), or receive FIFO data register (SCFRDR), which retain their previous contents. Clear TE to 0 after all transmit data has been transmitted and the TEND flag in the SCFSR is set. The TE bit can be cleared to 0 during transmission, but the transmit data goes to the Mark state after the bit is cleared to 0. Set the TFRST bit in SCFCR to 1 and reset SCFTDR before TE is set again to start transmission.

When an external clock is used, the clock should not be stopped during initialization or subsequent operation. SCIF operation becomes unreliable if the clock is stopped.

Figure 15.3 shows a sample flowchart for initializing the SCIF.




Figure 15.3 Sample Flowchart for SCIF Initialization

### • Transmitting Serial Data (Asynchronous Mode)

Figure 15.4 shows a sample flowchart for serial transmission.

Use the following procedure for serial data transmission after enabling the SCIF for transmission.




Figure 15.4 Sample Flowchart for Transmitting Serial Data

In serial transmission, the SCIF operates as described below.

- 1. When data is written into the transmit FIFO data register (SCFTDR), the SCIF transfers the data from SCFTDR to the transmit shift register (SCTSR) and starts transmitting. Confirm that the TDFE flag in the serial status register (SCFSR) is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is (16 transmit trigger setting).
- 2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive transmit operations are performed until there is no transmit data left in SCFTDR. When the number of transmit data bytes in SCFTDR falls below the transmit trigger number set in the FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in the serial control register (SCSR) is set to 1 at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.

The serial transmit data is sent from the TxD pin in the following order.

- A. Start bit: One-bit 0 is output.
- B. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- C. Parity bit: One parity bit (even or odd parity) is output. (A format in which a parity bit is not output can also be selected.)
- D. Stop bit(s): One or two 1 bits (stop bits) are output.
- E. Mark state: 1 is output continuously until the start bit that starts the next transmission is sent.
- 3. The SCIF checks the SCFTDR transmit data at the timing for sending the stop bit. If data is present, the data is transferred from SCFTDR to SCTSR, the stop bit is sent, and then serial transmission of the next frame is started.



Figure 15.5 shows an example of the operation for transmission.




Figure 15.5 Example of Transmit Operation (8-Bit Data, Parity, 1 Stop Bit)

4. When modem control is enabled in channel 3, transmission can be stopped and restarted in accordance with the CTS input value. When CTS is set to 1, if transmission is in progress, the line goes to the mark state after transmission of one frame. When CTS is set to 0, the next transmit data is output starting from the start bit.

Figure 15.6 shows an example of the operation when modem control is used.




Figure 15.6 Example of Operation Using Modem Control (CTS)

### • Receiving Serial Data (Asynchronous Mode)

Figures 15.7 and 15.8 show sample flowcharts for serial reception.

Use the following procedure for serial data reception after enabling the SCIF for reception.





Figure 15.7 Sample Flowchart for Receiving Serial Data



- Whether a framing error or parity error has occurred in the receive data that is to be read from the receive FIFO data register (SCFRDR) can be ascertained from the FER and PER bits in the serial status register (SCFSR).
- When a break signal is received, receive data is not transferred to SCFRDR while the BRK flag is set. However, note that the last data in SCFRDR is H'00, and the break data in which a framing error occurred is stored.

Figure 15.8 Sample Flowchart for Receiving Serial Data (cont)

In serial reception, the SCIF operates as described below.

- 1. The SCIF monitors the transmission line, and if a 0 start bit is detected, performs internal synchronization and starts reception.
- 2. The received data is stored in SCRSR in LSB-to-MSB order.
- 3. The parity bit and stop bit are received.

After receiving these bits, the SCIF carries out the following checks.

- A. Stop bit check: The SCIF checks whether the stop bit is 1. If there are two stop bits, only the first is checked.
- B. The SCIF checks whether receive data can be transferred from the receive shift register (SCRSR) to SCFRDR.
- C. Overrun check: The SCIF checks that the ORER flag is 0, indicating that the overrun error has not occurred.
- D. Break check: The SCIF checks that the BRK flag is 0, indicating that the break state is not set.

If all the above checks are passed, the receive data is stored in SCFRDR.

Note: When a parity error or a framing error occurs, reception is not suspended.

4. If the RIE bit in SCSCR is set to 1 when the RDF or DR flag changes to 1, a receive-FIFO-data-full interrupt (RXI) request is generated. If the RIE bit or the REIE bit in SCSCR is set to 1 when the ER flag changes to 1, a receive-error interrupt (ERI) request is generated. If the RIE bit or the REIE bit in SCSCR is set to 1 when the BRK or ORER flag changes to 1, a break reception interrupt (BRI) request is generated.

Figure 15.9 shows an example of the operation for reception.




Figure 15.9 Example of SCIF Receive Operation (8-Bit Data, Parity, 1 Stop Bit)

5. When modem control is enabled in channel 3, the  $\overline{RTS}$  signal is output when SCFRDR is empty. When  $\overline{RTS}$  is 0, reception is possible. When  $\overline{RTS}$  is 1, this indicates that SCFRDR exceeds the number set for the RTS output active trigger.

Figure 15.10 shows an example of the operation when modem control is used.




Figure 15.10 Example of Operation Using Modem Control (RTS)

## 15.4.3 Operation in Clocked Synchronous Mode

In clocked synchronous mode, the SCIF transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The SCIF transmitter and receiver are independent, so full-duplex communication is possible while sharing the same clock. The transmitter and receiver are also 16-byte FIFO buffered, so continuous transmitting or receiving is possible by reading or writing data while transmitting or receiving is in progress.

Figure 15.11 shows the general format in clocked synchronous serial communication.




Figure 15.11 Data Format in Clocked Synchronous Communication

In clocked synchronous serial communication, each data bit is output on the communication line from one falling edge of the serial clock to the next. Data is guaranteed valid at the rising edge of the serial clock.

In each character, the serial data bits are transmitted in order from the LSB (first) to the MSB (last). After output of the MSB, the communication line remains in the state of the MSB.

In clocked synchronous mode, the SCIF receives data by synchronizing with the rising edge of the serial clock.

#### **Transmit/Receive Formats (1)**

The data length is fixed at eight bits. No parity bit can be added.

#### **(2)** Clock

An internal clock generated by the on-chip baud rate generator by the setting of the C/A bit in SCSMR and CKE[1:0] in SCSCR, or an external clock input from the SCK pin can be selected as the SCIF transmit/receive clock.

When the SCIF operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock pulses are output per transmitted or received character. When the SCIF is not transmitting or receiving, the clock signal remains in the high state. When only receiving, the clock signal outputs while the RE bit of SCSCR is 1 and the number of data in receive FIFO is more than the receive FIFO data trigger number.

#### **(3) Transmitting and Receiving Data**

#### **SCIF Initialization (Clocked Synchronous Mode)**

Before transmitting, receiving, or changing the mode or communication format, the software must clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCIF. Clearing TE to 0 initializes the transmit shift register (SCTSR). Clearing RE to 0, however, does not initialize the RDF, PER, FER, and ORER flags and receive data register (SCRDR), which retain their previous contents.



Figure 15.12 shows a sample flowchart for initializing the SCIF.




Figure 15.12 Sample Flowchart for SCIF Initialization

## • Transmitting Serial Data (Clocked Synchronous Mode)

Figure 15.13 shows a sample flowchart for transmitting serial data.

Use the following procedure for serial data transmission after enabling the SCIF for transmission.




Figure 15.13 Sample Flowchart for Transmitting Serial Data

In serial transmission, the SCIF operates as described below.

- 1. When data is written into the transmit FIFO data register (SCFTDR), the SCIF transfers the data from SCFTDR to the transmit shift register (SCTSR) and starts transmitting. Confirm that the TDFE flag in the serial status register (SCFSR) is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is (16 transmit trigger setting).
- 2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive transmit operations are performed until there is no transmit data left in SCFTDR. When the number of transmit data bytes in SCFTDR falls below the transmit trigger number set in the FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in the serial control register (SCSR) is set to 1 at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.
  - If clock output mode is selected, the SCIF outputs eight synchronous clock pulses. If an external clock source is selected, the SCIF outputs data in synchronization with the input clock. Data is output from the TxD pin in order from the LSB (bit 0) to the MSB (bit 7).
- 3. The SCIF checks the SCFTDR transmit data at the timing for sending the MSB (bit 7). If data is present, the data is transferred from SCFTDR to SCTSR, and then serial transmission of the next frame is started. If there is no data, the TxD pin holds the state after the TEND flag in SCFSR is set to 1 and the MSB (bit 7) is sent.
- 4. After the end of serial transmission, the SCK pin is held in the high state.

Figure 15.14 shows an example of SCIF transmit operation.




Figure 15.14 Example of SCIF Transmit Operation

## • Receiving Serial Data (Clocked Synchronous Mode)

Figures 15.15 and 15.16 show sample flowcharts for receiving serial data. When switching from asynchronous mode to clocked synchronous mode without SCIF initialization, make sure that ORER, PER, and FER are cleared to 0.




Figure 15.15 Sample Flowchart for Receiving Serial Data (1)




Figure 15.16 Sample Flowchart for Receiving Serial Data (2)

In serial reception, the SCIF operates as described below.

- The SCIF synchronizes with serial clock input or output and starts the reception.
- Receive data is shifted into SCRSR in order from the LSB to the MSB. After receiving the data, the SCIF checks the receive data can be loaded from SCRSR into SCFRDR or not. If this check is passed, the RDF flag is set to 1 and the SCIF stores the received data in SCFRDR. If the check is not passed (overrun error is detected), further reception is prevented.
- 3. After setting RDF to 1, if the receive FIFO data full interrupt enable bit (RIE) is set to 1 in SCSCR, the SCIF requests a receive-data-full interrupt (RXI). If the ORER bit is set to 1 and the receive-data-full interrupt enable bit (RIE) or the receive error interrupt enable bit (REIE) in SCSCR is also set to 1, the SCIF requests a break interrupt (BRI).

Figure 15.17 shows an example of SCIF receive operation.




Figure 15.17 Example of SCIF Receive Operation

## • Transmitting and Receiving Serial Data Simultaneously (Clocked Synchronous Mode)

Figure 15.18 shows a sample flowchart for transmitting and receiving serial data simultaneously.

Use the following procedure for the simultaneous transmission/reception of serial data, after enabling the SCIF for transmission/reception.




Figure 15.18 Sample Flowchart for Transmitting/Receiving Serial Data

# 15.5 SCIF Interrupts

The SCIF has four interrupt sources: transmit-FIFO-data-empty (TXI), receive-error (ERI), receive FIFO data full (RXI), and break (BRI).

Table 15.12 shows the interrupt sources and their order of priority. The interrupt sources are enabled or disabled by means of the TIE, RIE, and REIE bits in SCSCR. A separate interrupt request is sent to the interrupt controller for each of these interrupt sources.

When a TXI request is enabled by the TIE bit and the TDFE flag in the serial status register (SCFSR) is set to 1, a TXI interrupt request is generated. The DMAC can be activated and data transfer performed by this TXI interrupt request. At this time, an interrupt request is not sent to the CPU.

When an RXI request is enabled by the RIE bit and the RDF flag or the DR flag in SCFSR is set to 1, an RXI interrupt request is generated. The DMAC can be activated and data transfer performed by this RXI interrupt request. At this time, an interrupt request is not sent to the CPU. The RXI interrupt request caused by the DR flag is generated only in asynchronous mode.

When the RIE bit is set to 0 and the REIE bit is set to 1, the SCIF requests only an ERI interrupt without requesting an RXI interrupt.

The TXI indicates that transmit data can be written, and the RXI indicates that there is receive data in SCFRDR.

**Table 15.12 SCIF Interrupt Sources** 

Interrupt Source	Description	DMAC Activation	Priority on Reset Release
BRI	Interrupt initiated by break (BRK) or overrun error (ORER)	Not possible	High •
ERI	Interrupt initiated by receive error (ER)	Not possible	
RXI	Interrupt initiated by receive FIFO data full (RDF) or data ready (DR)	Possible	_
TXI	Interrupt initiated by transmit FIFO data empty (TDFE)	Possible	Low

# 15.6 Usage Notes

Note the following when using the SCIF.

## 15.6.1 SCFTDR Writing and TDFE Flag

The TDFE flag in the serial status register (SCFSR) is set when the number of transmit data bytes written in the transmit FIFO data register (SCFTDR) has fallen below the transmit trigger number set by bits TTRG[1:0] in the FIFO control register (SCFCR). After the TDFE flag is set, transmit data up to the number of empty bytes in SCFTDR can be written, allowing efficient continuous transmission.

However, if the number of data bytes written in SCFTDR is equal to or less than the transmit trigger number, the TDFE flag will be set to 1 again after being read as 1 and cleared to 0. TDFE flag clearing should therefore be carried out when SCFTDR contains more than the transmit trigger number of transmit data bytes.

The number of transmit data bytes in SCFTDR can be found from the upper 8 bits of the FIFO data count register (SCFDR).

## 15.6.2 SCFRDR Reading and RDF Flag

The RDF flag in the serial status register (SCFSR) is set when the number of receive data bytes in the receive FIFO data register (SCFRDR) has become equal to or greater than the receive trigger number set by bits RTRG[1:0] in the FIFO control register (SCFCR). After RDF flag is set, receive data equivalent to the trigger number can be read from SCFRDR, allowing efficient continuous reception.

However, if the number of data bytes in SCFRDR exceeds the trigger number, the RDF flag will be set to 1 again if it is cleared to 0. The RDF flag should therefore be cleared to 0 after being read as 1 after reading the number of the received data in the receive FIFO data register (SCFRDR) which is less than the trigger number.

The number of receive data bytes in SCFRDR can be found from the lower 8 bits of the FIFO data count register (SCFDR).

#### 15.6.3 **Restriction on DMAC Usage**

- When the DMAC writes data to SCFTDR due to a TXI interrupt request, the state of the TEND flag becomes undefined. Therefore, the TEND flag should not be used as the transfer end flag in such a case.
- 2. When a channel is being used in full-duplex transmission, in which the DMAC is on the transmit side and the CPU on the receive side, the RDF or DR flag in the serial status register (SCFSR) could be cleared after these flags are set and receive data is read from the receive FIFO data register (SCFRDR).
- 3. When a channel is being used in full-duplex transmission, in which the DMAC is on the receive side and the CPU on the transmit side, the TDFE or TEND flag in the serial status register (SCFSR) could be cleared after these flags are set and transmit data is written to the transmit FIFO data register (SCFTDR).

#### 15.6.4 **Break Detection and Processing**

Break signals can be detected by reading the RxD pin directly when a framing error (FER) is detected. In the break state the input from the RxD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set.

Note that, although transfer of receive data to SCFRDR is halted in the break state, the SCIF receiver continues to operate.

#### 15.6.5 Sending a Break Signal

The I/O condition and level of the TxD pin are determined by the SPB2IO and SPB2DT bits in the serial port register (SCSPTR). This feature can be used to send a break signal.

Until TE bit is set to 1 (enabling transmission) after initializing, the TxD pin does not work. During the period, mark status is performed by the SPB2DT bit. Therefore, the SPB2IO and SPB2DT bits should be set to 1 (high level output).

To send a break signal during serial transmission, clear the SPB2DT bit to 0 (designating low level), then clear the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, and 0 is output from the TxD pin.



## 15.6.6 Receive Data Sampling Timing and Receive Margin (Asynchronous Mode)

The SCIF operates on a base clock with a frequency of 16 times the transfer rate. In reception, the SCIF synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse. The timing is shown in figure 15.19.




Figure 15.19 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as shown in equation 1.

## **Equation 1:**

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100 \%$$

Where: M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16)

D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency

From equation 1, if F = 0 and D = 0.5, the receive margin is 46.875%, as given by equation 2.

# **Equation 2:**

When D = 0.5 and F = 0:  

$$M = (0.5 - 1/(2 \times 16)) \times 100\%$$
  
= 46.875%

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.

# Section 16 I<sup>2</sup>C Bus Interface 3 (IIC3)

The I<sup>2</sup>C bus interface 3 conforms to and provides a subset of the Philips I<sup>2</sup>C (Inter-IC) bus interface functions. However, the configuration of the registers that control the I<sup>2</sup>C bus differs partly from the Philips register configuration.

#### 16.1 Features

- Selection of I<sup>2</sup>C format or clocked synchronous serial format
- Continuous transmission/reception
   Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.

#### I<sup>2</sup>C bus format:

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization function
  - In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission/reception is not yet possible, set the SCL to low until preparations are completed.
- Six interrupt sources
  - Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection
- The direct memory access controller (DMAC) can be activated by a transmit-data-empty request or receive-data-full request to transfer data.
- Direct bus drive
  - Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive function is selected.

## **Clocked synchronous serial format:**

- Four interrupt sources
  - Transmit-data-empty, transmit-end, receive-data-full, and overrun error
- The direct memory access controller (DMAC) can be activated by a transmit-data-empty request or receive-data-full request to transfer data.



Figure 16.1 shows a block diagram of the I<sup>2</sup>C bus interface 3.




Figure 16.1 Block Diagram of I<sup>2</sup>C Bus Interface 3

# 16.2 Input/Output Pins

Table 16.1 shows the pin configuration of the I<sup>2</sup>C bus interface 3.

**Table 16.1 Pin Configuration** 

Pin Name	Symbol	I/O	Function
Serial clock	SCL	I/O	I <sup>2</sup> C serial clock input/output
Serial data	SDA	I/O	I <sup>2</sup> C serial data input/output

Figure 16.2 shows an example of I/O pin connections to external circuits.




Figure 16.2 External Circuit Connections of I/O Pins

# **16.3** Register Descriptions

The I<sup>2</sup>C bus interface 3 has the following registers.


**Table 16.2 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
I <sup>2</sup> C bus control register 1	ICCR1	R/W	H'00	H'FFFEE000	8
I <sup>2</sup> C bus control register 2	ICCR2	R/W	H'7D	H'FFFEE001	8
I <sup>2</sup> C bus mode register	ICMR	R/W	H'38	H'FFFEE002	8
I <sup>2</sup> C bus interrupt enable register	ICIER	R/W	H'00	H'FFFEE003	8
I <sup>2</sup> C bus status register	ICSR	R/W	H'00	H'FFFEE004	8
Slave address register	SAR	R/W	H'00	H'FFFEE005	8
I <sup>2</sup> C bus transmit data register	ICDRT	R/W	H'FF	H'FFFEE006	8
I <sup>2</sup> C bus receive data register	ICDRR	R/W	H'FF	H'FFFEE007	8
NF2CYC register	NF2CYC	R/W	H'00	H'FFFEE008	8

# 16.3.1 I<sup>2</sup>C Bus Control Register 1 (ICCR1)

ICCR1 is an 8-bit readable/writable register that enables or disables the I<sup>2</sup>C bus interface 3, controls transmission or reception, and selects master or slave mode, transmission or reception, and transfer clock frequency in master mode.

ICCR1 is initialized to H'00 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I <sup>2</sup> C Bus Interface 3 Enable
				0: This module is halted. (SCL and SDA pins function as ports.)
				1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)
6	RCVD	0	R/W	Reception Disable
				Enables or disables the next operation when TRS is 0 and ICDRR is read.
				0: Enables next reception
				1: Disables next reception

		Initial		
Bit	Bit Name	Value	R/W	Description
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
				In master mode with the I <sup>2</sup> C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be made between transfer frames.
				When seven bits after the start condition is issued in slave receive mode match the slave address set to SAR and the 8th bit is set to 1, TRS is automatically set to 1. If an overrun error occurs in master receive mode with the clocked synchronous serial format, MST is cleared and the mode changes to slave receive mode.
				Operating modes are described below according to MST and TRS combination. When clocked synchronous serial format is selected and MST = 1, clock is output.
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3 to 0	CKS[3:0]	0000	R/W	Transfer Clock Select
				These bits should be set according to the necessary transfer rate (table 16.3) in master mode.

**Table 16.3** Transfer Rate

Bit 1 Bit 3 Bit 2 Bit 0 **Transfer Rate P**φ =  $P\phi =$  $P\phi =$  $P\phi =$  $P\phi =$ CKS3 CKS2 CKS1 CKS0 Clock 16.7 MHz 20.0 MHz 25.0 MHz 30.0 MHz 33.3 MHz 0 0 0 0 P<sub>0</sub>/28 595 kHz 714 kHz 893 kHz 1071 kHz 1189 kHz P<sub>0</sub>/40 417 kHz 500 kHz 833 kHz 1 625 kHz 750 kHz 1 0 P<sub>0</sub>/48 347 kHz 417 kHz 521 kHz 625 kHz 694 kHz 1 P<sub>0</sub>/64 260 kHz 313 kHz 391 kHz 469 kHz 520 kHz 1 0 0 P<sub>0</sub>/80 250 kHz 313 kHz 375 kHz 208 kHz 416 kHz 1 P<sub>0</sub>/100 167 kHz 200 kHz 250 kHz 300 kHz 333 kHz 1 0 P<sub>0</sub>/112 149 kHz 179 kHz 223 kHz 268 kHz 297 kHz 1 P<sub>0</sub>/128 130 kHz 156 kHz 195 kHz 234 kHz 260 kHz 1 0 0 0 149 kHz 179 kHz P<sub>0</sub>/112 223 kHz 268 kHz 297 kHz 1 P<sub>0</sub>/160 104 kHz 125 kHz 156 kHz 188 kHz 208 kHz 1 0 P<sub>0</sub>/192 86.8 kHz 104 kHz 130 kHz 156 kHz 173 kHz 1 P<sub>0</sub>/256 65.1 kHz 78.1 kHz 97.7 kHz 117 kHz 130 kHz 1 0 0 P<sub>0</sub>/320 62.5 kHz 78.1 kHz 52.1 kHz 93.8 kHz 104 kHz

50.0 kHz

44.6 kHz

39.1 kHz

62.5 kHz

55.8 kHz

48.8 kHz

75.0 kHz

67.0 kHz

58.6 kHz

83.3 kHz

74.3 kHz

65.0 kHz

Note: The settings should satisfy external specifications.

P<sub>0</sub>/400

P<sub>0</sub>/448

P<sub>0</sub>/512

41.7 kHz

37.2 kHz

32.6 kHz

1


0

1

# 16.3.2 I<sup>2</sup>C Bus Control Register 2 (ICCR2)

ICCR2 is an 8-bit readable/writable register that issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls reset in the control part of the I<sup>2</sup>C bus.

ICCR2 is initialized to H'7D by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
7	BBSY	0	R/W	Bus Busy
				Enables to confirm whether the I <sup>2</sup> C bus is occupied or released and to issue start/stop conditions in master mode. With the clocked synchronous serial format, this bit is always read as 0. With the I <sup>2</sup> C bus format, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Follow this procedure when also re-transmitting a start condition. Write 0 in BBSY and 0 in SCP to issue a stop condition.
6	SCP	1	R/W	Start/Stop Issue Condition Disable
				Controls the issue of start/stop conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. Even if 1 is written to this bit, the data will not be stored.

Bit	Bit Name	Initial Value	R/W	Description
5	SDAO	1	R/W	SDA Output Value Control
				This bit is used with SDAOP when modifying output level of SDA. This bit should not be manipulated during transfer.
				0: When reading, SDA pin outputs low.
				When writing, SDA pin is changed to output low.
				1: When reading, SDA pin outputs high.
				When writing, SDA pin is changed to output Hi-Z (outputs high by external pull-up resistance).
4	SDAOP	1	R/W	SDAO Write Protect
				Controls change of output level of the SDA pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0. This bit is always read as 1.
3	SCLO	1	R	SCL Output Level
				Monitors SCL output level. When SCLO is 1, SCL pin outputs high. When SCLO is 0, SCL pin outputs low.
2	<del></del>	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
1	IICRST	0	R/W	IIC Control Part Reset
				Resets the control part except for I <sup>2</sup> C registers. If this bit is set to 1 when hang-up occurs because of communication failure during I <sup>2</sup> C bus operation, some IIC3 registers and the control part can be reset.
0	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

# 16.3.3 I<sup>2</sup>C Bus Mode Register (ICMR)

ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the transfer bit count.

ICMR is initialized to H'38 by a power-on reset. Bits BC[2:0] are initialized to H'0 by the IICRST bit in ICCR2.

Bit:	7	6	5	4	3	2	1	0
	MLS	-	1	-	BCWP		BC[2:0]	
Initial value:	0	0	1	1	1	0	0	0
R/W:	R/W	R	R	R	R/W	R/W	R/W	R/W


D:4	Dit Name	Initial	D/M	Description
Bit	Bit Name	Value	R/W	Description
7	MLS	0	R/W	MSB-First/LSB-First Select
				0: MSB-first
				1: LSB-first
				Set this bit to 0 when the I <sup>2</sup> C bus format is used.
6	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
5, 4	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	BCWP	1	R/W	BC Write Protect
				Controls the BC[2:0] modifications. When modifying the BC[2:0] bits, this bit should be cleared to 0. In clocked synchronous serial mode, the BC[2:0] bits should not be modified.
				0: When writing, values of the BC[2:0] bits are set.
				1: When reading, 1 is always read.
				When writing, settings of the BC[2:0] bits are invalid.

		Initial			
Bit	Bit Name	Value	R/W	Description	
2 to 0	BC[2:0]	000	R/W	Bit Counter	
				next. When read, is indicated. With transferred with or be made between to a value other the while the SCL pin the end of a data bit. These bits are software standby These bits are als ICCR2 to 1. With	the number of bits to be transferred the remaining number of transfer bits the I <sup>2</sup> C bus format, the data is ne addition acknowledge bit. Should transfer frames. If these bits are set nan B'000, the setting should be made is low. The value returns to B'000 at transfer, including the acknowledge cleared by a power-on reset and in mode and module standby mode. To cleared by setting the IICRST bit of the clocked synchronous serial should not be modified.
				I <sup>2</sup> C Bus Format	Clocked Synchronous Serial Format
				000: 9 bits	000: 8 bits
				001: 2 bits	001: 1 bit
				010: 3 bits	010: 2 bits
				011: 4 bits	011: 3 bits
				100: 5 bits	100: 4 bits
				101: 6 bits	101: 5 bits
				110: 7 bits	110: 6 bits
				111: 8 bits	111: 7 bits

# 16.3.4 I<sup>2</sup>C Bus Interrupt Enable Register (ICIER)

ICIER is an 8-bit readable/writable register that enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits received.

ICIER is initialized to H'00 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
				Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When the TDRE bit in ICSR is set to 1 or 0, this bit enables or disables the transmit data empty interrupt (TXI).
				<ol><li>Transmit data empty interrupt request (TXI) is disabled.</li></ol>
				<ol> <li>Transmit data empty interrupt request (TXI) is enabled.</li> </ol>
6	TEIE	0	R/W	Transmit End Interrupt Enable
				Enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.
				0: Transmit end interrupt request (TEI) is disabled.
				1: Transmit end interrupt request (TEI) is enabled.
5	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) in the clocked synchronous format when receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.
				0: Receive data full interrupt request (RXI) are disabled.
				1: Receive data full interrupt request (RXI) are enabled.


Bit	Bit Name	Initial Value	R/W	Description
4	NAKIE	0	R/W	NACK Receive Interrupt Enable
				Enables or disables the NACK detection interrupt request (NAKI) and the overrun error (OVE set in ICSR) interrupt request (ERI) in the clocked synchronous format when the NACKF or AL/OVE bit in ICSR is set. NAKI can be canceled by clearing the NACKF, AL/OVE, or NAKIE bit to 0.
				0: NACK receive interrupt request (NAKI) is disabled.
				1: NACK receive interrupt request (NAKI) is enabled.
3	STIE	0	R/W	Stop Condition Detection Interrupt Enable
				Enables or disables the stop condition detection interrupt request (STPI) when the STOP bit in ICSR is set.
				<ol><li>Stop condition detection interrupt request (STPI) is disabled.</li></ol>
				<ol> <li>Stop condition detection interrupt request (STPI) is enabled.</li> </ol>
2	ACKE	0	R/W	Acknowledge Bit Judgment Select
				<ol> <li>The value of the receive acknowledge bit is ignored, and continuous transfer is performed.</li> </ol>
				1: If the receive acknowledge bit is 1, continuous transfer is halted.
1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified. This bit can be canceled by setting the BBSY bit in ICCR2 to 1.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge
				In receive mode, this bit specifies the bit to be sent at the acknowledge timing.
				0: 0 is sent at the acknowledge timing.
				1: 1 is sent at the acknowledge timing.



# 16.3.5 I<sup>2</sup>C Bus Status Register (ICSR)

ICSR is an 8-bit readable/writable register that confirms interrupt request flags and their status.

ICSR is initialized to H'00 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
				·
7	TDRE	0	R/W	Transmit Data Register Empty
				[Clearing conditions]
				<ul> <li>When 0 is written in TDRE after reading TDRE = 1</li> </ul>
				<ul> <li>When data is written to ICDRT</li> </ul>
				[Setting conditions]
				<ul> <li>When data is transferred from ICDRT to ICDRS and ICDRT becomes empty</li> </ul>
				When TRS is set
				<ul> <li>When the start condition (including retransmission) is issued</li> </ul>
				<ul> <li>When slave mode is changed from receive mode to transmit mode</li> </ul>
6	TEND	0	R/W	Transmit End
				[Clearing conditions]
				<ul> <li>When 0 is written in TEND after reading TEND = 1</li> </ul>
				<ul> <li>When data is written to ICDRT</li> </ul>
				[Setting conditions]
				<ul> <li>When the ninth clock of SCL rises with the I<sup>2</sup>C bus format while the TDRE flag is 1</li> </ul>
				When the final bit of transmit frame is sent with the clocked synchronous serial format

		Initial		
Bit	Bit Name	Value	R/W	Description
5	RDRF	0	R/W	Receive Data Full
				[Clearing conditions]
				<ul> <li>When 0 is written in RDRF after reading RDRF = 1</li> </ul>
				When ICDRR is read
				[Setting condition]
				<ul> <li>When a receive data is transferred from ICDRS to ICDRR</li> </ul>
4	NACKF	0	R/W	No Acknowledge Detection Flag
				[Clearing condition]
				<ul> <li>When 0 is written in NACKF after reading NACKF</li> <li>= 1</li> </ul>
				[Setting condition]
				<ul> <li>When no acknowledge is detected from the receive device in transmission while the ACKE bit in ICIER is 1</li> </ul>
3	STOP	0	R/W	Stop Condition Detection Flag
				[Clearing condition]
				<ul> <li>When 0 is written in STOP after reading STOP = 1</li> </ul>
				[Setting conditions]
				<ul> <li>In master mode, when a stop condition is detected after frame transfer</li> </ul>
				<ul> <li>In slave mode, when the slave address in the first byte after the general call and detecting start condition matches the address set in SAR, and then the stop condition is detected</li> </ul>


Bit	Bit Name	Initial Value	R/W	Description
2	AL/OVE	0	R/W	Arbitration Lost Flag/Overrun Error Flag
				Indicates that arbitration was lost in master mode with the $I^2C$ bus format and that the final bit has been received while RDRF = 1 with the clocked synchronous format.
				When two or more master devices attempt to seize the bus at nearly the same time, if the I <sup>2</sup> C bus interface 3 detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been occupied by another master.
				[Clearing condition]
				<ul> <li>When 0 is written in AL/OVE after reading AL/OVE</li> <li>= 1</li> </ul>
				[Setting conditions]
				<ul> <li>If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode</li> </ul>
				<ul> <li>When the SDA pin outputs high in master mode while a start condition is detected</li> </ul>
				<ul> <li>When the final bit is received with the clocked synchronous format while RDRF = 1</li> </ul>
1	AAS	0	R/W	Slave Address Recognition Flag
				In slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA[6:0] in SAR.
				[Clearing condition]
				<ul> <li>When 0 is written in AAS after reading AAS = 1</li> </ul>
				[Setting conditions]
				<ul> <li>When the slave address is detected in slave receive mode</li> </ul>
				<ul> <li>When the general call address is detected in slave receive mode.</li> </ul>
0	ADZ	0	R/W	General Call Address Recognition Flag
				This bit is valid in slave receive mode with the I <sup>2</sup> C bus format.
				[Clearing condition]
				<ul> <li>When 0 is written in ADZ after reading ADZ = 1</li> </ul>
				[Setting condition]
				<ul> <li>When the general call address is detected in slave receive mode</li> </ul>



## 16.3.6 Slave Address Register (SAR)

SAR is an 8-bit readable/writable register that selects the communications format and sets the slave address. In slave mode with the I<sup>2</sup>C bus format, if the upper seven bits of SAR match the upper seven bits of the first frame received after a start condition, this module operates as the slave device.


SAR is initialized to H'00 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
7 to 1	SVA[6:0]	0000000	R/W	Slave Address
				These bits set a unique address in these bits, differing form the addresses of other slave devices connected to the I <sup>2</sup> C bus.
0	FS	0	R/W	Format Select
				0: I <sup>2</sup> C bus format is selected
				1: Clocked synchronous serial format is selected

# 16.3.7 I<sup>2</sup>C Bus Transmit Data Register (ICDRT)

ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT during transferring data of ICDRS, continuous transfer is possible. ICDRT is initialized to H'FF.



#### 16.3.8 I<sup>2</sup>C Bus Receive Data Register (ICDRR)

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register.

ICDRR is initialized to H'FF by a power-on reset.



#### 16.3.9 I<sup>2</sup>C Bus Shift Register (ICDRS)


ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU.



# 16.3.10 NF2CYC Register (NF2CYC)

NF2CYC is an 8-bit readable/writable register that selects the range of the noise filtering for the SCL and SDA pins. For details of the noise filter, see section 16.4.7, Noise Filter.

NF2CYC is initialized to H'00 by a power-on reset.



Bit	Bit Name	Initial Value	R/W	Description
7 to 1		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	NF2CYC	0	R/W	Noise Filtering Range Select
				0: The noise less than one cycle of the peripheral clock can be filtered out
				1: The noise less than two cycles of the peripheral clock can be filtered out

# 16.4 Operation

The I<sup>2</sup>C bus interface 3 can communicate either in I<sup>2</sup>C bus mode or clocked synchronous serial mode by setting FS in SAR.

#### 16.4.1 I<sup>2</sup>C Bus Format

Figure 16.3 shows the I<sup>2</sup>C bus formats. Figure 16.4 shows the I<sup>2</sup>C bus timing. The first frame following a start condition always consists of eight bits.




Figure 16.3 I<sup>2</sup>C Bus Formats




Figure 16.4 I<sup>2</sup>C Bus Timing

[Legend]

S: Start condition. The master device drives SDA from high to low while SCL is high.

SLA: Slave address

R/W: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0.

A: Acknowledge. The receive device drives SDA to low.

DATA: Transfer data

P: Stop condition. The master device drives SDA from low to high while SCL is high.



### **16.4.2** Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 16.5 and 16.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Also, set bits CKS[3:0] in ICCR1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is released. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and  $R/\overline{W}$ ) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.




Figure 16.5 Master Transmit Mode Operation Timing (1)




Figure 16.6 Master Transmit Mode Operation Timing (2)

### **16.4.3** Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 16.7 and 16.8. The reception procedure and operations in master receive mode are shown below.

- 1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0.
- 2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF bit in ICSR is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
- 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
- 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage condition.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
- 8. The operation returns to the slave receive mode.

Note: If only one byte is received, read ICDRR (dummy-read) after the RCVD bit in ICCR1 is set.




Figure 16.7 Master Receive Mode Operation Timing (1)




Figure 16.8 Master Receive Mode Operation Timing (2)

### **16.4.4** Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 16.9 and 16.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS bit in ICCR1 and the TDRE bit in ICSR are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is opened.
- 5. Clear TDRE.




Figure 16.9 Slave Transmit Mode Operation Timing (1)




Figure 16.10 Slave Transmit Mode Operation Timing (2)

### 16.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, refer to figures 16.11 and 16.12. The reception procedure and operations in slave receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address and R/W, it is not used.)
- 3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be returned to the master device, is reflected to the next transmit frame.
- 4. The last byte data is read by reading ICDRR.




Figure 16.11 Slave Receive Mode Operation Timing (1)




Figure 16.12 Slave Receive Mode Operation Timing (2)

### 16.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

### (1) Data Transfer Format

Figure 16.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the fall to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in ICCR2.





Figure 16.13 Clocked Synchronous Serial Transfer Format

### (2) Transmit Operation

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, refer to figure 16.14. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS[3:0] bits in ICCR1. (Initial setting)
- 2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
- 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is 1.



**Figure 16.14 Transmit Mode Operation Timing** 

### (3) Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer to figure 16.15. The reception procedure and operations in receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting)
- 2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
- 3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
- 4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is fixed high after receiving the next byte data.

Notes: Follow the steps below to receive only one byte with MST = 1 specified. See figure 16.16 for the operation timing.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting)
- 2. Set MST = 1 while the RCVD bit in ICCR1 is 0. This causes the receive clock to be output.
- 3. Check if the BC2 bit in ICMR is set to 1 and then set the RCVD bit in ICCR1 to 1. This causes the SCL to be fixed to the high level after outputting one byte of the receive clock.





Figure 16.15 Receive Mode Operation Timing



**Figure 16.16** Operation Timing For Receiving One Byte (MST = 1)

#### 16.4.7 Noise Filter

The logic levels at the SCL and SDA pins are routed through noise filters before being latched internally. Figure 16.17 shows a block diagram of the noise filter circuit.

The noise filter consists of three cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the peripheral clock. When NF2CYC is set to 0, this signal is not passed forward to the next circuit unless the outputs of both latches agree. When NF2CYC is set to 1, this signal is not passed forward to the next circuit unless the outputs of three latches agree. If they do not agree, the previous value is held.




Figure 16.17 Block Diagram of Noise Filter

### 16.4.8 Example of Use

Flowcharts in respective modes that use the I<sup>2</sup>C bus interface 3 are shown in figures 16.18 to 16.21.




Figure 16.18 Sample Flowchart for Master Transmit Mode




Figure 16.19 Sample Flowchart for Master Receive Mode




Figure 16.20 Sample Flowchart for Slave Transmit Mode

REJ09B0191-0200




Figure 16.21 Sample Flowchart for Slave Receive Mode

# 16.5 Interrupt Requests

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK detection, STOP recognition, and arbitration lost/overrun error. Table 16.4 shows the contents of each interrupt request.

**Table 16.4** Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Condition	I <sup>2</sup> C Bus Format	Clocked Synchronous Serial Format
Transmit data Empty	TXI	(TDRE = 1) • (TIE = 1)	$\sqrt{}$	
Transmit end	TEI	(TEND = 1) • (TEIE = 1)	$\sqrt{}$	
Receive data full	RXI	(RDRF = 1) • (RIE = 1)	$\sqrt{}$	$\sqrt{}$
STOP recognition	STPI	(STOP = 1) • (STIE = 1)	$\sqrt{}$	_
NACK detection	NAKI	$\{(NACKF = 1) + (AL = 1)\} \bullet$	$\sqrt{}$	_
Arbitration lost/ overrun error	_	(NAKIE = 1)	√	√

When the interrupt condition described in table 16.4 is 1, the CPU executes an interrupt exception handling. Note that a TXI or RXI interrupt can activate the DMAC if the setting for DMAC activation has been made. In such a case, an interrupt request is not sent to the CPU. Interrupt sources should be cleared in the exception handling. The TDRE and TEND bits are automatically cleared to 0 by writing the transmit data to ICDRT. The RDRF bit is automatically cleared to 0 by reading ICDRR. The TDRE bit is set to 1 again at the same time when the transmit data is written to ICDRT. Therefore, when the TDRE bit is cleared to 0, then an excessive data of one byte may be transmitted.

## 16.6 Bit Synchronous Circuit

In master mode, this module has a possibility that high level period may be short in the two states described below.

- When SCL is driven to low by the slave device
- When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pull-up resistance)

Therefore, it monitors SCL and communicates by bit with synchronization.

Figure 16.22 shows the timing of the bit synchronous circuit and table 16.5 shows the time when the SCL output changes from low to Hi-Z then SCL is monitored.




Figure 16.22 Bit Synchronous Circuit Timing

**Table 16.5** Time for Monitoring SCL

CKS3	CKS2	Time for Monitoring SCL*1
0	0	9 tpcyc* <sup>2</sup>
	1	21 tpcyc* <sup>2</sup>
1	0	19 tpcyc* <sup>2</sup>
	1	43 tpcyc* <sup>2</sup>

Notes: 1. Monitors the (on-board) SCL level after the time (pcyc) for monitoring SCL has passed since the rising edge of the SCL monitor timing reference clock.

2.  $pcyc = P\phi \times cyc$ 

# 16.7 Usage Notes

Issue the stop condition or start (re-transmit) condition after recognizing the falling edge of the ninth clock. The falling edge of the ninth clock can be recognized by checking the SCLO bit in the I2C control register 2 (ICCR2). Note that if the stop condition or start (re-transmit) condition is issued in a particular timing and the situations shown below, these conditions may not correctly output. No problem will occur otherwise.

- 1. The rising edge of the SCL becomes less sharp and longer due to the SCL bus load (load capacitor and pull-up resistor) than the period defined in section 16.6, Bit Synchronous Circuit.
- 2. When the slave device elongates the low level period between the eighth and ninth clocks and activates the bit synchronous circuit.

# Section 17 A/D Converter (ADC)

This LSI includes a 10-bit successive-approximation A/D converter allowing selection of up to eight analog input channels.

### 17.1 Features

- Resolution: 10 bits
- Input channels: 8
- Minimum conversion time: 3.9  $\mu$ s per channel (P $\phi$  = 33 MHz operation)
- Absolute accuracy: ±4 LSB
- Operating modes: 3
  - Single mode: A/D conversion on one channel
  - Multi mode: A/D conversion on one to four channels or on one to eight channels
  - Scan mode: Continuous A/D conversion on one to four channels or on one to eight channels
- Data registers: 16

Conversion results are held in a 16-bit data register for each channel

- Sample-and-hold function
- Conversion can be carried out simultaneously on two channels.
- A/D conversion start methods: 3
  - Software
  - Conversion start trigger from multi-function timer pulse unit 2 (MTU2) or multi-function timer pulse unit 2S (MTU2S)
  - External trigger signal
- Interrupt source

An A/D conversion end interrupt (ADI) request can be generated on completion of A/D conversion.

• Module standby mode can be set

Figure 17.1 shows a block diagram of the A/D converter.




Figure 17.1 Block Diagram of A/D Converter

# 17.2 Input/Output Pins

Table 17.1 summarizes the A/D converter's input pins.

**Table 17.1 Pin Configuration** 

Pin Name	Symbol	I/O	Function
Analog power supply pin	AVcc	Input	Analog power supply pin
Analog ground pin	AVss	Input	Analog ground pin and A/D conversion reference ground
Analog reference voltage pin	AVref	Input	A/D converter reference voltage pin
Analog input pin 0	AN0	Input	Analog input
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	
Analog input pin 7	AN7	Input	_
A/D external trigger input pin	ADTRG	Input	External trigger input to start A/D conversion

# 17.3 Register Descriptions

The A/D converter has the following registers.

**Table 17.2 Register Configuration** 

Channel	Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
0	A/D data register A_0	ADDRA_0	R	H'0000	H'FFFE5800	16
	A/D data register B_0	ADDRB_0	R	H'0000	H'FFFE5802	16
	A/D data register C_0	ADDRC_0	R	H'0000	H'FFFE5804	16
	A/D data register D_0	ADDRD_0	R	H'0000	H'FFFE5806	16
	A/D data register E_0	ADDRE_0	R	H'0000	H'FFFE5808	16
	A/D data register F_0	ADDRF_0	R	H'0000	H'FFFE580A	16
	A/D data register G_0	ADDRG_0	R	H'0000	H'FFFE580C	16
	A/D data register H_0	ADDRH_0	R	H'0000	H'FFFE580E	16
1	A/D data register A_1	ADDRA_1	R	H'0000	H'FFFE5810	16
	A/D data register B_1	ADDRB_1	R	H'0000	H'FFFE5812	16
	A/D data register C_1	ADDRC_1	R	H'0000	H'FFFE5814	16
	A/D data register D_1	ADDRD_1	R	H'0000	H'FFFE5816	16
	A/D data register E_1	ADDRE_1	R	H'0000	H'FFFE5818	16
	A/D data register F_1	ADDRF_1	R	H'0000	H'FFFE581A	16
	A/D data register G_1	ADDRG_1	R	H'0000	H'FFFE581C	16
	A/D data register H_1	ADDRH_1	R	H'0000	H'FFFE581E	16
0	A/D control/status register_0	ADCSR_0	R/W	H'0040	H'FFFE5820	16
1	A/D control/status register_1	ADCSR_1	R/W	H'0040	H'FFFE5822	16
Common	A/D0, A/D1 control register	ADCR	R/W	H'0000	H'FFFE5824	16

### 17.3.1 A/D Data Registers A to H (ADDRA to ADDRH)

The sixteen A/D data registers, ADDRA\_0 to ADDRH\_0 (A/D0) and ADDRA\_1 to ADDRH\_1 (A/D1), are 16-bit read-only registers that store the results of A/D conversion.

An A/D conversion produces 10-bit data, which is transferred for storage into the ADDR corresponding to the selected channel. The 10 bits of the result are stored in the upper bits (bits 15 to 6) of ADDR. Bits 5 to 0 of ADDR are reserved bits that are always read as 0.

Access to ADDR in 8-bit units is prohibited. ADDR must always be accessed in 16-bit units.

ADDR is initialized to H'0000 by a power-on reset or in software standby mode or module standby mode.

Table 17.3 indicates the pairings of analog input channels and ADDR.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 6		All 0	R	Bit data (10 bits)
5 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Table 17.3 Analog Input Channels and ADDR

### A/D Data Register to Store Conversion Result

Analog Input Channel	A/D0	A/D1	
AN0	ADDRA_0	ADDRA_1	
AN1	ADDRB_0	ADDRB_1	
AN2	ADDRC_0	ADDRC_1	
AN3	ADDRD_0	ADDRD_1	
AN4	ADDRE_0	ADDRE_1	
AN5	ADDRF_0	ADDRF_1	
AN6	ADDRG_0	ADDRG_1	
AN7	ADDRH_0	ADDRH_1	

#### 17.3.2 A/D Control/Status Register (ADCSR)

ADCSR is a 16-bit readable/writable register that selects the mode, controls the A/D converter, and enables or disables starting of A/D conversion by external trigger input.

ADCSR is initialized to H'0040 by a power-on reset or in software standby mode or module standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADF	ADIE	ADST	-		TRG	S[3:0]		CKS	S[1:0]		MDS[2:0	]		CH[2:0]	
Initial value:	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
R/W:	R/(W)*	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15	ADF	0	R/(W)*	A/D End Flag
				Status flag indicating the end of A/D conversion.
				[Clearing conditions]
				<ul> <li>Cleared by reading ADF while ADF = 1, then writing 0 to ADF</li> </ul>
				<ul> <li>Cleared when DMAC is activated by ADI interrupt and ADDR is read</li> </ul>
				[Setting conditions]
				A/D conversion ends in single mode
				<ul> <li>A/D conversion ends for the selected channels in multi mode</li> </ul>
				<ul> <li>A/D conversion ends for the selected channels in scan mode</li> </ul>
14	ADIE	0	R/W	A/D Interrupt Enable
				Enables or disables the interrupt (ADI) requested at the end of A/D conversion. Set the ADIE bit while A/D conversion is not being made.
				0: A/D end interrupt request (ADI) is disabled
				1: A/D end interrupt request (ADI) is enabled
13	ADST	0	R/W	A/D Start
				Starts or stops A/D conversion. This bit remains set to 1 during A/D conversion.
				0: A/D conversion is stopped
				1: Single mode: A/D conversion starts. This bit is automatically cleared to 0 when A/D conversion ends on the selected channel.
				Multi mode: A/D conversion starts. This bit is automatically cleared to 0 when A/D conversion is completed cycling through the selected channels.
				Scan mode: A/D conversion starts. A/D conversion is continuously performed until this bit is cleared to 0 by software, by a power-on reset, or by a transition to software standby mode or module standby mode.
12		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
11 to 8	TRGS[3:0]	0000	R/W	Timer Trigger Select
				These bits enable or disable starting of A/D conversion by a trigger signal.
				0000: Start of A/D conversion by external trigger input is disabled
				0001: A/D conversion is started by conversion trigger TRGAN from MTU2
				0010: A/D conversion is started by conversion trigger TRG0N from MTU2
				0011: A/D conversion is started by conversion trigger TRG4AN from MTU2
				0100: A/D conversion is started by conversion trigger TRG4BN from MTU2
				0101: A/D conversion is started by conversion trigger TRGAN from MTU2S
				0110: Setting prohibited
				0111: A/D conversion is started by conversion trigger TRG4AN from MTU2S
				1000: A/D conversion is started by conversion trigger TRG4BN from MTU2S
				1001: A/D conversion is started by ADTRG
				1010 to 1111: Setting prohibited
7, 6	CKS[1:0]	01	R/W	Clock Select
				These bits select the A/D conversion time. Set the A/D conversion time while A/D conversion is halted (ADST = 0).
				00: Conversion time = 138 states (maximum), clock = $P\phi/4$
				01: Conversion time = 274 states (maximum), clock = Pφ/8
				10: Conversion time = 546 states (maximum), clock = Pφ/16
				11: Setting prohibited



Bit	Bit Name	Initial Value	R/W	Description									
5 to 3	MDS[2:0]	000	R/W	Multi-scan Mode									
	0[=.0]				These bits select the operating mode for A/D conversion.								
				0xx: Single m	ode								
				100: Multi mo	de: A/D conversion	on 1 to 4 channels							
				101: Multi mo	de: A/D conversion	on 1 to 8 channels							
				110: Scan mo	de: A/D conversion	on 1 to 4 channels							
				111: Scan mo	de: A/D conversion	on 1 to 8 channels							
2 to 0	CH[2:0]	000	R/W	Channel Sele	ct								
				These bits and the MDS bits in ADCSR select the analog input channels.									
				MDS[2] = 0	MDS[2] = 1, MDS[0] = 0	MDS[2] = 1, MDS[0] = 1							
				000: AN0	000: AN0	000: AN0							
				001: AN1	001: AN0, AN1	001: AN0, AN1							
				010: AN2	010: AN0 to AN2	010: AN0 to AN2							
				011: AN3	011: AN0 to AN3	011: AN0 to AN3							
				100: AN4	100: AN4	100: AN0 to AN4							
				101: AN5	101: AN4, AN5	101: AN0 to AN5							
				110: AN6	110: AN4 to AN6	110: AN0 to AN6							
				111: AN7	111: AN4 to AN7	111: AN0 to AN7							
					bits must be set so t R_1 do not have the	hat ADCSR_0 and same analog inputs.							

### [Legend]

x: Don't care

Note: \* Only 0 can be written to clear the flag after 1 is read.

### 17.3.3 A/D0, A/D1 Control Register (ADCR)

ADCR is a 16-bit readable/writable register that selects the simultaneous sampling of two channels.

ADCR is initialized to H'0000 by a power-on reset or in software standby mode or module standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DSMP	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	DSMP	0	R/W	Simultaneous Sampling Operation Select
				Selects A/D0 and A/D1 simultaneous sampling. Starts simultaneous sampling of two channels when this bit is set to 1. This bit remains set to 1 during A/D conversion.
				This bit is automatically cleared to 0 when A/D conversion ends on all selected channels for each operating mode.
				Note: Set ADCSR before setting this bit.
14 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

# 17.4 Operation

The A/D converter uses the successive-approximation method, and the resolution is 10 bits. It has three operating modes: single mode, multi mode, and scan mode. Switching the operating mode or analog input channels must be done while the ADST bit in ADCSR is 0 to prevent incorrect operation. The ADST bit can be set at the same time as the operating mode or analog input channels are changed.

### **17.4.1 Single Mode**

Single mode should be selected when only A/D conversion on one channel is required.

In single mode, A/D conversion is performed once for the specified one analog input channel, as follows:

- 1. A/D conversion for the selected channel starts when the ADST bit in ADCSR is set to 1 by software, MTU2, MTU2S, or external trigger input.
- 2. When A/D conversion is completed, the A/D conversion result is transferred to the A/D data register corresponding to the channel.
- 3. After A/D conversion has completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit that remains 1 during A/D conversion is automatically cleared to 0 when A/D conversion is completed, and the A/D converter becomes idle.

When the operating mode or analog input channel selection must be changed during A/D conversion, to prevent incorrect operation, first clear the ADST bit to 0 to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the mode or channel selection is switched.

Typical operations when a single channel (AN1) is selected in single mode are described next. Figure 17.2 shows a timing diagram for this example (the bits which are set in this example belong to ADCSR).

- 1. Single mode is selected, input channel AN1 is selected (CH[2:0] = 001), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion is completed, the A/D conversion result is transferred into ADDRB\_0. At the same time the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.
- 3. Since ADF = 1 and ADIE = 1, an ADI0 interrupt is requested.
- 4. The A/D interrupt handling routine starts.



- 5. The routine reads ADF = 1, and then writes 0 to the ADF flag.
- 6. The routine reads and processes the A/D conversion result (ADDRB\_0).
- 7. Execution of the A/D interrupts handling routine ends. Then, when the ADST bit is set to 1, A/D conversion starts and steps 2. to 7. are executed.




Figure 17.2 Example of A/D Converter Operation (Single Mode, One Channel Selected)

#### **17.4.2 Multi Mode**

Multi mode should be selected when performing A/D conversion once on one or more channels.

In multi mode, A/D conversion is performed once for a maximum of eight specified analog input channels, as follows:

- 1. A/D conversion starts from the analog input channel with the lowest number (e.g. AN0, AN1, ..., AN3) when the ADST bit in ADCSR is set to 1 by software, MTU2, MTU2S, or external trigger input.
- 2. When A/D conversion is completed on each channel, the A/D conversion result is sequentially transferred to the A/D data register corresponding to that channel.
- 3. After A/D conversion on all selected channels has completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit that remains 1 during A/D conversion is automatically cleared to 0 when A/D conversion is completed, and the A/D converter becomes idle. If the ADST bit is cleared to 0 during A/D conversion, A/D conversion is halted and the A/D converter becomes idle. The ADF bit is cleared by reading ADF while ADF = 1, then writing 0 to the ADF bit.

A/D conversion is to be performed once on all the specified channels. The conversion results are transferred for storage into the A/D data registers corresponding to the channels.

When the operating mode or analog input channel selection must be changed during A/D conversion, to prevent incorrect operation, first clear the ADST bit to 0 to halt A/D conversion. After making the necessary changes, set the ADST bit to 1. A/D conversion will start again from the first channel in the group. The ADST bit can be set at the same time as the mode or channel selection is changed.

Typical operations when three channels (AN0 to AN2) are selected in multi mode are described next. Figure 17.3 shows a timing diagram for this example.

- 1. Multi mode is selected (MDS[2] = 1, MDS[1] = 0), analog input channels AN0 to AN2 are selected (CH[2:0] = 010), and A/D conversion is started (ADST = 1).
- 2. A/D conversion of the first channel (AN0) starts. When A/D conversion is completed, the A/D conversion result is transferred into ADDRA\_0.
- 3. Next, the second channel (AN1) is selected automatically and A/D conversion starts.
- 4. Conversion proceeds in the same way through the third channel (AN2).
- 5. When conversion of all selected channels (AN0 to AN2) is completed, the ADF flag is set to 1 and the ADST bit cleared to 0. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested.






Figure 17.3 Example of A/D Converter Operation (Multi Mode, Three Channels (AN0 to AN2) Selected)

#### **17.4.3 Scan Mode**

Scan mode is useful for monitoring analog inputs in a group of one or more channels at all times. In scan mode, A/D conversion is performed sequentially for a maximum of eight specified analog input channels, as follows:

- 1. A/D conversion for the selected channels starts from the analog input channel with the lowest number (e.g. AN0, AN1, ..., AN3) when the ADST bit in ADCSR is set to 1 by software, MTU2, MTU2S, or external trigger input.
- 2. When A/D conversion is completed on each channel, the A/D conversion result is sequentially transferred to the A/D data register corresponding to that channel.
- 3. After A/D conversion on all selected channels has completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. The A/D converter starts A/D conversion again from the channel with the lowest number.
- 4. The ADST bit is not cleared automatically, so steps 2. and 3. are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion halts and the A/D converter becomes idle.

The ADF bit is cleared by reading ADF while ADF = 1, then writing 0 to the ADF bit.

When the operating mode or analog input channel selection must be changed during A/D conversion, to prevent incorrect operation, first clear the ADST bit to 0 to halt A/D conversion. After making the necessary changes, set the ADST bit to 1. A/D conversion will start again from the first channel in the group. The ADST bit can be set at the same time as the mode or channel selection is changed.

Typical operations when three channels (AN0 to AN2) are selected in scan mode are described as follows. Figure 17.4 shows a timing diagram for this example.

- 1. Scan mode is selected (MDS[2] = 1, MDS[1] = 1), analog input channels AN0 to AN2 are selected (CH[2:0] = 010), and A/D conversion is started (ADST = 1).
- 2. A/D conversion of the first channel (AN0) starts. When A/D conversion is completed, the A/D conversion result is transferred into ADDRA\_0.
- 3. Next, the second channel (AN1) is selected automatically and A/D conversion starts.
- 4. Conversion proceeds in the same way through the third channel (AN2).
- 5. When conversion of all the selected channels (AN0 to AN2) is completed, the ADF flag is set to 1 and conversion of the first channel (AN0) starts again. If the ADIE bit is set to 1 at this time, an ADI0 interrupt is requested.



6. The ADST bit is not cleared automatically, so steps 2. to 4. are repeated as long as the ADST bit remains set to 1. When steps 2. to 4. are repeated, the ADF flag is kept to 1. When the ADST bit is cleared to 0, A/D conversion stops. The ADF bit is cleared by reading ADF while ADF = 1, then writing 0 to the ADF bit.

If both the ADF flag and ADIE bit are set to 1 while steps 2. to 4. are repeated, an ADI0 interrupt is requested at all times. To generate an interrupt on completing conversion of the third channel, clear the ADF bit to 0 after an interrupt is requested.




Figure 17.4 Example of A/D Converter Operation (Scan Mode, Three Channels (AN0 to AN2) Selected)

#### 17.4.4 Simultaneous Sampling Operation

With simultaneous sampling, A/D conversion is performed with the input voltages on two channels (A/D0 and A/D1) sampled at the same time. Simultaneous sampling is valid in single mode, multi mode, and scan mode. The channels for simultaneous sampling are determined by the CH[2:0] bits in the A/D control/status register (ADCSR\_0 or ADCSR\_1). The procedure for setting simultaneous sampling is to select the operating mode, input channels, and operating clock. Writing 1 to the DSMP bit in the A/D0, A/D1 control register (ADCR) starts simultaneous sampling for A/D0 and A/D1. Even though the DSMP bit is changed during A/D conversion, A/D conversion is not halted. To halt A/D conversion, change the ADST bit. The timing for simultaneous sampling is the same as the timing for each operating mode.

## 17.4.5 A/D Converter Activation by External Trigger, MTU2, or MTU2S

The A/D converter can be independently activated by an A/D conversion request from the external trigger, MTU2, or MTU2S. To activate the A/D converter by the external trigger, MTU2, or MTU2S, set the A/D trigger enable bits (TRGS[3:0]). After this bit setting has been made, the ADST bit is automatically set to 1 and A/D conversion is started when an A/D conversion request from the external trigger, MTU2, or MTU2S occurs. If the TRGS[3:0] bits in both ADCSR\_0 and ADCSR\_1 select the same conversion trigger, A/D conversion starts simultaneously on A/D0 and A/D1. The channel combination is determined by the CH[2:0] bits in ADCSR\_0 and ADCSR\_1. The timing from setting of the ADST bit until the start of A/D conversion is the same as when 1 is written to the ADST bit by software.

## 17.4.6 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at the A/D conversion start delay time (t<sub>D</sub>) after the ADST bit in ADCSR is set to 1, then starts conversion. Figure 17.5 shows the A/D conversion timing. Table 17.4 indicates the A/D conversion time.

As indicated in figure 17.5, the A/D conversion time ( $t_{CONV}$ ) includes  $t_D$  and the input sampling time( $t_{SPL}$ ). The length of  $t_D$  varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 17.4.

In multi mode and scan mode, the values given in table 17.4 apply to the first conversion. In the second and subsequent conversions, time is the values given in table 17.5.






Figure 17.5 A/D Conversion Timing

**Table 17.4** A/D Conversion Time (Single Mode)

		CKS[1] = 0				CKS[1] = 1				
			CKS[0] =	= 0		CKS[0] =	: 1		CKS[0]	= 0
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
A/D conversion start delay time	t <sub>D</sub>	11	_	14	19	_	26	35	_	50
Input sampling time	t <sub>SPL</sub>	_	33	_	_	65	_	_	129	_
A/D conversion time	t <sub>conv</sub>	135	_	138	267	_	274	531	_	546

Note: Values in the table are the numbers of states.

**Table 17.5** A/D Conversion Time (Multi Mode and Scan Mode)

CKS[1]	CKS[0]	Conversion Time (States)
0	0	128 (constant)
	1	256 (constant)
1	0	512 (constant)

Note: Values in the table are the numbers of states.

#### 17.4.7 External Trigger Input Timing

A/D conversion can also be externally triggered. When the TRGS[3:0] bits in ADCSR are set to B'1001, an external trigger is input to the ADTRG pin. The ADST bit in ADCSR is set to 1 at the falling edge of the ADTRG pin, thus starting A/D conversion. If the TRGS[3:0] bits in both ADCSR\_0 and ADCSR\_1 are set to B'1001 at this time, A/D conversion starts simultaneously on A/D0 and A/D1. Other operations, regardless of the operating mode, are the same as when the ADST bit has been set to 1 by software. Figure 17.6 shows the timing. However, when using the ADTRG pin, keep the initial input to the pin high and do not drive it low until the conversion starts.




Figure 17.6 External Trigger Input Timing

## 17.5 Interrupt Sources and DMAC Transfer Request

The A/D converter generates an A/D conversion end interrupt (ADI0 or ADI1) at the end of A/D conversion. An ADI0 or ADI1 interrupt request is generated if the ADIE bit is set to 1 when the ADF bit in ADCSR is set to 1 on completion of A/D conversion. Note that the direct memory access controller (DMAC) can be activated by an ADI interrupt depending on the DMAC setting. In this case, an interrupt is not issued to the CPU. If the setting to activate the DMAC has not been made, an interrupt request is sent to the CPU. Having the converted data read by the DMAC in response to an ADI interrupt enables continuous conversion to be achieved without imposing a load on software.

In single mode, set the DMAC so that DMA transfer initiated by an ADI interrupt is performed only once. In the case of A/D conversion on multiple channels in scan mode or multi mode, setting the DMA transfer count to one causes DMA transfer to finish after transferring only one channel of data. To make the DMAC transfer all conversion data, set the ADDR where A/D conversion data is stored as the transfer source address, and the number of converted channels as the transfer count (set the TC bit of the DMA channel control register (CHCR) in the DMAC to 1 and set the number of converted channels in the DMA transfer count register (DMATCR)).

When the DMAC is activated by ADI0 or ADI1, the ADF bit in ADCSR is automatically cleared to 0 when data is transferred by the DMAC.

Table 17.6 Relationship between Interrupt Sources and DMAC Transfer Request

Name	Interrupt Source	Interrupt Flag	DMAC Activation
ADI0	A/D conversion end	ADF in ADCSR_0	Possible
ADI1	A/D conversion end	ADF in ADCSR_1	Possible

#### 17.6 **Definitions of A/D Conversion Accuracy**

The A/D converter compares an analog value input from an analog input channel with its analog reference value and converts it to 10-bit digital data. The absolute accuracy of this A/D conversion is the deviation between the input analog value and the output digital value. It includes the following errors:

- Offset error
- Full-scale error
- Quantization error
- Nonlinearity error

These four error quantities are explained below with reference to figure 17.7. In the figure, the 10 bits of the A/D converter have been simplified to 3 bits. Offset error is the deviation between actual and ideal A/D conversion characteristics when the digital output value changes from the minimum (zero voltage) B'0000000000 (000 in the figure) to B'000000001 (001 in the figure)(figure 17.7, item (1)). Full-scale error is the deviation between actual and ideal A/D conversion characteristics when the digital output value changes from B'1111111110 (110 in the figure) to the maximum B'1111111111 (111 in the figure)(figure 17.7, item (2)). Quantization error is the intrinsic error of the A/D converter and is expressed as 1/2 LSB (figure 17.7, item (3)). Nonlinearity error is the deviation between actual and ideal A/D conversion characteristics between zero voltage and full-scale voltage (figure 17.7, item (4)). Note that it does not include offset, full-scale, or quantization error.




Figure 17.7 Definitions of A/D Conversion Accuracy

## 17.7 Usage Notes

When using the A/D converter, note the following points.

#### 17.7.1 Module Standby Mode Setting

Operation of the A/D converter can be disabled or enabled using the standby control register. The initial setting is for operation of the A/D converter to be halted. Register access is enabled by clearing module standby mode. For details, see section 22, Power-Down Modes.

### 17.7.2 Setting Analog Input Voltage

Permanent damage to the LSI may result if the following voltage ranges are exceeded.

- 1. Analog input range
  - During A/D conversion, voltages on the analog input pins ANn should not go beyond the following range:  $AVss \le ANn \le AVcc$  (n = 0 to 7).
- 2. AVcc and AVss input voltages
  - Input voltages AVcc and AVss should be  $PVcc 0.3 \text{ V} \le AVcc \le PVcc$  and AVss = PVss. Do not leave the AVcc and AVss pins open when the A/D converter or D/A converter is not in use and in software standby mode. When not in use, connect AVcc to the power supply (PVcc) and AVss to the ground (PVss).
- Setting range of AVref input voltage
   Set the reference voltage range of the AVref pin as 3.0 V ≤ AVref ≤ AVcc.

## 17.7.3 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Digital circuitry must be isolated from the analog input signals (AN0 to AN7), analog reference voltage (AVref), and analog power supply (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable digital ground (PVss) on the board.



## 17.7.4 Processing of Analog Input Pins

To prevent damage from voltage surges at the analog input pins (AN0 to AN7), connect an input protection circuit like the one shown in figure 17.8. The circuit shown also includes a CR filter to suppress noise. This circuit is shown as an example; the circuit constants should be selected according to actual application conditions.

Figure 17.9 shows an equivalent circuit diagram of the analog input ports and table 17.7 lists the analog input pin specifications.




Figure 17.8 Example of Analog Input Protection Circuit




Figure 17.9 Analog Input Pin Equivalent Circuit

**Table 17.7 Analog Input Pin Ratings** 

Item	Min.	Max.	Unit
Analog input capacitance	_	20	pF
Allowable signal-source impedance	_	5	kΩ

#### 17.7.5 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion precision is guaranteed for an input signal for which the signal source impedance is  $5 \text{ k}\Omega$  or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds  $5 \text{ k}\Omega$ , charging may be insufficient and it may not be possible to guarantee A/D conversion precision. However, for A/D conversion in single mode with a large capacitance provided externally for A/D conversion in single mode, the input load will essentially comprise only the internal input resistance of  $3 \text{ k}\Omega$ , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g.,  $5 \text{ mV/}\mu\text{s}$  or greater) (see figure 17.10). When converting a high-speed analog signal, a low-impedance buffer should be inserted.




Figure 17.10 Example of Analog Input Circuit

#### 17.7.6 Influences on Absolute Precision

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AVss.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board (i.e., acting as antennas).

# Section 18 D/A Converter (DAC)

## 18.1 Features

- 8-bit resolution
- Two output channels
- Minimum conversion time of 10 μs (with 20 pF load)
- Output voltage of 0 V to AVref
- D/A output hold function in software standby mode
- Module standby mode can be set




Figure 18.1 Block Diagram of D/A Converter

# 18.2 Input/Output Pins

Table 18.1 shows the pin configuration of the D/A converter.

**Table 18.1 Pin Configuration** 

Pin Name	Symbol	I/O	Function
Analog power supply pin	AVcc	Input	Analog block power supply
Analog ground pin	AVss	Input	Analog block ground
Analog reference voltage pin	AVref	Input	D/A conversion reference voltage
Analog output pin 0	DA0	Output	Channel 0 analog output
Analog output pin 1	DA1	Output	Channel 1 analog output

## 18.3 Register Descriptions

The D/A converter has the following registers.


**Table 18.2 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
D/A data register 0	DADR0	R/W	H'00	H'FFFE6800	8, 16
D/A data register 1	DADR1	R/W	H'00	H'FFFE6801	8, 16
D/A control register	DACR	R/W	H'1F	H'FFFE6802	8, 16

## 18.3.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

DADR is an 8-bit readable/writable register that stores data to which D/A conversion is to be performed. Whenever analog output is enabled, the values in DADR are converted and output to the analog output pins.


DADR is initialized to H'00 by a power-on reset or in module standby mode.



#### 18.3.2 D/A Control Register (DACR)

DACR is an 8-bit readable/writable register that controls the operation of the D/A converter.

DACR is initialized to H'1F by a power-on reset or in module standby mode.



		Initial		
Bit	Bit Name	Value	R/W	Description
7	DAOE1	0	R/W	D/A Output Enable 1
				Controls D/A conversion and analog output for channel 1.
				0: Analog output of channel 1 (DA1) is disabled
				1: D/A conversion of channel 1 is enabled. Analog output of channel 1 (DA1) is enabled.
6	DAOE0	0	R/W	D/A Output Enable 0
				Controls D/A conversion and analog output for channel 0.
				0: Analog output of channel 0 (DA0) is disabled
				1: D/A conversion of channel 0 is enabled. Analog output of channel 0 (DA0) is enabled.
5	DAE	0	R/W	D/A Enable
				Used together with the DAOE0 and DAOE1 bits to control D/A conversion. Output of conversion results is always controlled by the DAOE0 and DAOE1 bits. For details, see table 18.3.
				D/A conversion for channels 0 and 1 is controlled independently
				1: D/A conversion for channels 0 and 1 is controlled together
4 to 0		All 1		Reserved
				These bits are always read as 1 and cannot be modified.

Table 18.3 Control of D/A Conversion

Bit 5	Bit 7	Bit 6	
DAE	DAOE1	DAOE0	
0	0	0	D/A conversion is disabled.
		1	D/A conversion of channel 0 is enabled and D/A conversion of channel 1 is disabled.
	1	0	D/A conversion of channel 1 is enabled and D/A conversion of channel 0 is disabled.
		1	D/A conversion of channels 0 and 1 is enabled.
1	0	0	D/A conversion is disabled.
		1	D/A conversion of channels 0 and 1 is enabled.
	1	0	<del></del>
		1	

## 18.4 Operation

The D/A converter includes D/A conversion circuits for two channels, each of which can operate independently. When the DAOE bit in DACR is set to 1, D/A conversion is enabled and the conversion result is output.

An operation example of D/A conversion on channel 0 is shown below. Figure 18.2 shows the timing of this operation.

- 1. Write the conversion data to DADR0.
- 2. Set the DAOE0 bit in DACR to 1 to start D/A conversion. The conversion result is output from the analog output pin DA0 after the conversion time t<sub>DCONV</sub> has elapsed. The conversion result continues to be output until DADR0 is written to again or the DAOE0 bit is cleared to 0. The output value is expressed by the following formula:

- 3. If DADR0 is written to again, the conversion is immediately started. The conversion result is output after the conversion time  $t_{DCONV}$  has elapsed.
- 4. If the DAOE0 bit is cleared to 0, analog output is disabled.




Figure 18.2 Example of D/A Converter Operation

## 18.5 Usage Notes

## **18.5.1** Module Standby Mode Setting

Operation of the D/A converter can be disabled or enabled using the standby control register. The initial setting is for operation of the D/A converter to be halted. Register access is enabled by canceling module standby mode. For details, see section 22, Power-Down Modes.

## 18.5.2 D/A Output Hold Function in Software Standby Mode

When this LSI enters software standby mode with D/A conversion enabled, the D/A outputs are retained, and the analog power supply current is equal to as during D/A conversion. If the analog power supply current needs to be reduced in software standby mode, clear the DAOE0, DAOE1, and DAE bits to 0 to disable the D/A outputs.

## **18.5.3** Setting Analog Input Voltage

The reliability of this LSI may be adversely affected if the following voltage ranges are exceeded.

- 1. AVcc and AVss input voltages
  - Input voltages AVcc and AVss should be  $PVcc 0.3 \text{ V} \le \text{AVcc} \le \text{PVcc}$  and AVss = PVss. Do not leave the AVcc and AVss pins open when the A/D converter or D/A converter is not in use and in software standby mode. When not in use, connect AVcc to the power supply (PVcc) and AVss to the ground (PVss).
- 2. Setting range of AVref input voltage
  - Set the reference voltage range of the AVref pin as  $3.0 \text{ V} \leq \text{AVref} \leq \text{AVcc}$ .

# Section 19 Pin Function Controller (PFC)

The pin function controller (PFC) is composed of registers that are used to select the functions of multiplexed pins and assign pins to be inputs or outputs. Tables 19.1 to 19.6 list the multiplexed pins of this LSI.

**Table 19.1** Multiplexed Pins (Port A)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)
A	PA25 I/O (port)	CE2B output (BSC)	DACK3 output (DMAC)	PINT7 input (INTC)	POE8 input (port)
	PA24 I/O (port)	CE2A output (BSC)	DREQ3 input (DMAC)	PINT6 input (INTC)	_
	PA23 I/O (port)	WE3/DQMUU/AH/ ICIOWR output (BSC)	_	TIC5W input (MTU2)	_
	PA22 I/O (port)	WE2/DQMUL/ICIORD output (BSC)	_	TIC5V input (MTU2)	_
	PA21 I/O (port)	CS5/CE1A output (BSC)	CASU output (BSC)	TIC5U input (MTU2)	PINT5 input (INTC)
	PA20 I/O (port)	CS4 output (BSC)	RASU output (BSC)	_	PINT4 input (INTC)
	PA19 I/O (port)	BACK output (BSC)	TEND1 output (DMAC)	_	PINT3 input (INTC)
	PA18 I/O (port)	BREQ input (BSC)	TEND0 output (DMAC)	_	PINT2 input (INTC)
	PA17 I/O (port)	WAIT input (BSC)	DACK2 output (DMAC)	_	_
	PA16 I/O (port)	WE3/DQMUU/AH/ ICIOWR output (BSC)	DREQ2 input (DMAC)	_	CKE output (BSC)
	PA13 I/O (port)	WE1/DQMLU/WE output (BSC)	_	POE7 input (port)	_
	PA12 I/O (port)	WE0/DQMLL output (BSC)	_	POE6 input (port)	_
	PA11 I/O (port)	CS1 output (BSC)	_	POE5 input (port)	_
	PA9 I/O (port)	TCLKD input (MTU2)	IRQ3 input (INTC)	FRAME output (BSC)	CKE output (BSC)
	PA8 I/O (port)	TCLKC input (MTU2)	IRQ2 input (INTC)	_	RD/WR output (BSC)
	PA7 I/O (port)	TCLKB input (MTU2)	CS3 output (BSC)	_	_

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)
Α	PA6 I/O (port)	TCLKA input (MTU2)	CS2 output (BSC)	_	_
	PA5 I/O (port)	SCK1 I/O (SCIF1)	DREQ1 input (DMAC)	IRQ1 input (INTC)	A22 output (BSC)
	PA4 I/O (port)	TxD1 output (SCIF1)	_	_	A23 output (BSC)
	PA3 I/O (port)	RxD1 input (SCIF1)	_	_	A24 output (BSC)
	PA2 I/O (port)	SCK0 I/O (SCIF0)	DREQ0 input (DMAC)	IRQ0 input (INTC)	A25 output (BSC)
	PA1 I/O (port)	TxD0 output (SCIF0)	_	PINT1 input (INTC)	CS5/CE1A output (BSC)
	PA0 I/O (port)	RxD0 input (SCIF0)		PINT0 input (INTC)	CS4 output (BSC)

## **Table 19.2** Multiplexed Pins (Port B)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)
В	PB9 I/O (port)	IRQ7 input (INTC)	A21 output (BSC)	ADTRG input (ADC)	POE8 input (port)
	PB5 I/O (port)	IRQ3 input (INTC)	POE3 input (port)	CASL output (BSC)	_
	PB4 I/O (port)	IRQ2 input (INTC)	POE2 input (port)	RASL output (BSC)	_
	PB3 input (port)	IRQ1 input (INTC)	POE1 input (port)	SDA I/O (IIC3)	_
	PB2 input (port)	IRQ0 input (INTC)	POE0 input (port)	SCL I/O (IIC3)	_

## **Table 19.3** Multiplexed Pins (Port C)

Port	Function 1 (Related Module)	Function 2 (Related Module)
С	PC1 I/O (port)	A1 output (BSC)
	PC0 I/O (port)	A0 output (BSC)

**Table 19.4** Multiplexed Pins (Port D)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)
D	PD31 I/O (port)	D31 I/O (BSC)	ADTRG input (ADC)	TIOC3AS I/O (MTU2S)
	PD30 I/O (port)	D30 I/O (BSC)	IRQOUT/REFOUT output (INTC/BSC)	TIOC3CS I/O (MTU2S)
	PD29 I/O (port)	D29 I/O (BSC)	CS3 output (BSC)	TIOC3BS I/O (MTU2S)
	PD28 I/O (port)	D28 I/O (BSC)	CS2 output (BSC)	TIOC3DS I/O (MTU2S)
	PD27 I/O (port)	D27 I/O (BSC)	DACK1 output (DMAC)	TIOC4AS I/O (MTU2S)
	PD26 I/O (port)	D26 I/O (BSC)	DACK0 output (DMAC)	TIOC4BS I/O (MTU2S)
	PD25 I/O (port)	D25 I/O (BSC)	DREQ1 input (DMAC)	TIOC4CS I/O (MTU2S)
	PD24 I/O (port)	D24 I/O (BSC)	DREQ0 input (DMAC)	TIOC4DS I/O (MTU2S)
	PD23 I/O (port)	D23 I/O (BSC)	IRQ7 input (INTC)	_
	PD22 I/O (port)	D22 I/O (BSC)	IRQ6 input (INTC)	TIC5US input (MTU2S)
	PD21 I/O (port)	D21 I/O (BSC)	IRQ5 input (INTC)	TIC5VS input (MTU2S)
	PD20 I/O (port)	D20 I/O (BSC)	IRQ4 input (INTC)	TIC5WS input (MTU2S)
	PD19 I/O (port)	D19 I/O (BSC)	IRQ3 input (INTC)	POE7 input (port)
	PD18 I/O (port)	D18 I/O (BSC)	IRQ2 input (INTC)	POE6 input (port)
	PD17 I/O (port)	D17 I/O (BSC)	IRQ1 input (INTC)	POE5 input (port)
	PD16 I/O (port)	D16 I/O (BSC)	IRQ0 input (INTC)	POE4 input (port)
	PD15 I/O (port)	D15 I/O (BSC)	_	TIOC4DS I/O (MTU2S)
	PD14 I/O (port)	D14 I/O (BSC)	_	TIOC4CS I/O (MTU2S)
	PD13 I/O (port)	D13 I/O (BSC)		TIOC4BS I/O (MTU2S)
	PD12 I/O (port)	D12 I/O (BSC)	_	TIOC4AS I/O (MTU2S)
	PD11 I/O (port)	D11 I/O (BSC)	_	TIOC3DS I/O (MTU2S)
	PD10 I/O (port)	D10 I/O (BSC)	_	TIOC3CS I/O (MTU2S)
	PD9 I/O (port)	D9 I/O (BSC)	_	TIOC3BS I/O (MTU2S)
	PD8 I/O (port)	D8 I/O (BSC)	_	TIOC3AS I/O (MTU2S)

**Table 19.5** Multiplexed Pins (Port E)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)
E	PE16 I/O (port)	_	_	_	CS8 output (BSC)
	PE15 I/O (port)	TIOC4D I/O (MTU2)	DACK1 output (DMAC)	IRQOUT/REFOUT output (INTC/BSC)	CKE output (BSC)
	PE14 I/O (port)	TIOC4C I/O (MTU2)	DACK0 output (DMAC)	_	WE3/DQMUU/AH/ ICIOWR output (BSC)
	PE13 I/O (port)	TIOC4B I/O (MTU2)	MRES input (INTC)	_	_
	PE12 I/O (port)	TIOC4A I/O (MTU2)	TxD3 output (SCIF3)	_	_
	PE11 I/O (port)	TIOC3D I/O (MTU2)	RxD3 input (SCIF3)	CTS3 I/O (SCIF3)	_
	PE10 I/O (port)	TIOC3C I/O (MTU2)	TxD2 output (SCIF2)	_	_
	PE9 I/O (port)	TIOC3B I/O (MTU2)	SCK3 I/O (SCIF3)	RTS3 I/O (SCIF3)	_
	PE8 I/O (port)	TIOC3A I/O (MTU2)	SCK2 I/O (SCIF2)	_	_
	PE7 I/O (port)	TIOC2B I/O (MTU2)	RxD2 input (SCIF2)	BS output (BSC)	UBCTRG output (UBC)
	PE6 I/O (port)	TIOC2A I/O (MTU2)	SCK3 I/O (SCIF3)	_	CS7 output (BSC)
	PE5 I/O (port)	TIOC1B I/O (MTU2)	TxD3 output (SCIF3)	_	CS6/CE1B output (BSC)
	PE4 I/O (port)	TIOC1A I/O (MTU2)	RxD3 input (SCIF3)	_	IOIS16 input (BSC)
	PE3 I/O (port)	TIOC0D I/O (MTU2)	TEND1 output (DMAC)	_	_
	PE2 I/O (port)	TIOCOC I/O (MTU2)	DREQ1 input (DMAC)		
	PE1 I/O (port)	TIOC0B I/O (MTU2)	TEND0 output (DMAC)	_	_
	PE0 I/O (port)	TIOC0A I/O (MTU2)	DREQ0 input (DMAC)	_	_

**Table 19.6** Multiplexed Pins (Port F)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)
F	PF7 input (port)	AN7 input (ADC)	DA1 output (DAC)
	PF6 input (port)	AN6 input (ADC)	DA0 output (DAC)
	PF5 input (port)	AN5 input (ADC)	_
	PF4 input (port)	AN4 input (ADC)	_
	PF3 input (port)	AN3 input (ADC)	_
	PF2 input (port)	AN2 input (ADC)	_
	PF1 input (port)	AN1 input (ADC)	_
	PF0 input (port)	AN0 input (ADC)	_

Note: The general input, A/D converter analog input, and D/A converter analog output functions are automatically switched; the PFC has no register for specifying these functions.

#### 19.1 Features

- By setting the control registers, multiplexed pin functions can be selectable.
- When the general I/O function or TIOC I/O function of MTU2 or MTU2S is specified, the I/O direction can be selected by I/O register settings.
- Switching the fort F function by the settings of the A/D control/status register of the A/D converter (ADCSR) or D/A control register of the D/A converter (DACR).

#### **Register Descriptions** 19.2

The PFC has the following registers.

**Table 19.7 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port A I/O register H	PAIORH	R/W	H'0000	H'FFFE3804	8, 16, 32
Port A I/O register L	PAIORL	R/W	H'0000	H'FFFE3806	8, 16
Port A control register H3	PACRH3	R/W	H'0000	H'FFFE380A	8, 16
Port A control register H2	PACRH2	R/W	H'0000	H'FFFE380C	8, 16, 32
Port A control register H1	PACRH1	R/W	H'0000	H'FFFE380E	8, 16
Port A control register L4	PACRL4	R/W	H'1100	H'FFFE3810	8, 16, 32
Port A control register L3	PACRL3	R/W	H'0100	H'FFFE3812	8, 16
Port A control register L2	PACRL2	R/W	H'0000	H'FFFE3814	8, 16, 32
Port A control register L1	PACRL1	R/W	H'0000	H'FFFE3816	8, 16
Port B I/O register	PBIOR	R/W	H'0000	H'FFFE3886	8, 16
Port B control register 3	PBCR3	R/W	H'0002	H'FFFE3892	8, 16
Port B control register 2	PBCR2	R/W	H'2200	H'FFFE3894	8, 16, 32
Port B control register 1	PBCR1	R/W	H'0011	H'FFFE3896	8, 16
Port C I/O register L	PCIORL	R/W	H'0000	H'FFFE3906	8, 16
Port C control register L1	PCCRL1	R/W	H'1100/ H'1110/ H'1111	H'FFFE3916	8, 16
Port D I/O register H	PDIORH	R/W	H'0000	H'FFFE3984	8, 16, 32
Port D I/O register L	PDIORL	R/W	H'0000	H'FFFE3986	8, 16
Port D control register H4	PDCRH4	R/W	H'0000/ H'1111	H'FFFE3988	8, 16, 32
Port D control register H3	PDCRH3	R/W	H'0000/ H'1111	H'FFFE398A	8, 16
Port D control register H2	PDCRH2	R/W	H'0000/ H'1111	H'FFFE398C	8, 16, 32
Port D control register H1	PDCRH1	R/W	H'0000/ H'1111	H'FFFE398E	8, 16

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port D control register L4	PDCRL4	R/W	H'0000/ H'1111	H'FFFE3990	8, 16, 32
Port D control register L3	PDCRL3	R/W	H'0000/ H'1111	H'FFFE3992	8, 16
Port E I/O register H	PEIORH	R/W	H'0000	H'FFFE3A04	8, 16, 32
Port E I/O register L	PEIORL	R/W	H'0000	H'FFFE3A06	8, 16
Port E control register H1	PECRH1	R/W	H'0000	H'FFFE3A0E	8, 16
Port E control register L4	PECRL4	R/W	H'0000	H'FFFE3A10	8, 16, 32
Port E control register L3	PECRL3	R/W	H'0000	H'FFFE3A12	8, 16
Port E control register L2	PECRL2	R/W	H'0000	H'FFFE3A14	8, 16, 32
Port E control register L1	PECRL1	R/W	H'0000	H'FFFE3A16	8, 16
IRQOUT function control register	IFCR	R/W	H'0000	H'FFFE3A22	16

#### 19.2.1 Port A I/O Registers H, L (PAIORH, PAIORL)

PAIORH and PAIORL are 16-bit readable/writable registers that are used to set the pins on port A as inputs or outputs. Bits PA25IOR to PA16IOR, PA13IOR to PA11IOR, and PA9IOR to PA0IOR correspond to pins PA25/CE2B/DACK3/POE8/PINT7 to PA16/WE3/DQMUU/ICIOWR/AH/DREQ2/CKE, PA13/WE1/DQMLU/WE/POE7 to PA11/CS1/POE5, and PA9/TCLKD/IRQ3/FRAME/CKE to PA0/RxD0/PINT0/CS4. PAIORH and PAIORL are enabled when the port A pins are functioning as general-purpose inputs/outputs (PA25 to PA16, PA13 to PA11, and PA9 to PA0). In other states, they are disabled. A given pin on port A will be an output pin if the corresponding bit in PAIORH or PAIORL is set to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 10 of PAIORH and bits 15, 14, and 10 of PAIORL are reserved. These bits are always read as 0. The write value should always be 0.

PAIORH and PAIORL are initialized to H'0000 by a power-on reset; however, the registers are not initialized by a manual reset or in sleep mode or software standby mode.

### (1) Port A I/O Register H (PAIORH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	PA25 IOR	PA24 IOR	PA23 IOR	PA22 IOR	PA21 IOR	PA20 IOR	PA19 IOR	PA18 IOR	PA17 IOR	PA16 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W									

## (2) Port A I/O Register L (PAIORL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PA13 IOR	PA12 IOR	PA11 IOR	-	PA9 IOR	PA8 IOR	PA7 IOR	PA6 IOR	PA5 IOR	PA4 IOR	PA3 IOR	PA2 IOR	PA1 IOR	PA0 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R	R/W									

# 19.2.2 Port A Control Registers H1 to H3, L1 to L4 (PACRH1 to PACRH3, PACRL1 to PACRL4)

PACRH1 to PACRH3 and PACRL1 to PACRL4 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port A.

PACRH1 to PACRH3 and PACRL1 to PACRL4 are initialized to the values shown in table 19.7 by a power-on reset; however, the registers are not initialized by a manual reset or in sleep mode or software standby mode.

## (1) Port A Control Register H3 (PACRH3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	P/	\25MD[2	:0]	-	P/	A24MD[2	:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 7		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6 to 4	PA25MD[2:0]	000	R/W	PA25 Mode
				Select the function of the PA25/CE2B/DACK3/POE8/PINT7 pin.
				000: PA25 I/O (port)
				001: CE2B output (BSC)
				010: DACK3 output (DMAC)
				011: POE8 input (POE2)
				100: PINT7 input (INTC)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

D:4	Dit Nama	Initial	D/M	Description
Bit	Bit Name	Value	R/W	Description
2 to 0	PA24MD[2:0]	000	R/W	PA24 Mode
				Select the function of the PA24/CE2A/DREQ3/PINT6 pin.
				000: PA24 I/O (port)
				001: CE2A output (BSC)
				010: DREQ3 input (DMAC)
				011: Setting prohibited
				100: PINT6 input (INTC)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

#### Port A Control Register H2 (PACRH2) **(2)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PA23N	/ID[1:0]	-	-	PA22N	/ID[1:0]	-	PA	\21MD[2	:0]	-	P/	\20MD[2	:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W·	R	R	R/W	R/W	R	R	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	—	All 0	R	Reserved
,				These bits are always read as 0. The write value should always be 0.
13, 12	PA23MD[1:0]	00	R/W	PA23 Mode
				Select the function of the PA23/WE3/DQMUU/ICIOWR/AH/TIC5W pin.
				00: PA23 I/O (port)
				01: WE3/DQMUU/ICIOWR/AH output (BSC)
				10: Setting prohibited
				11: TIC5W input (MTU2)
11, 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.



		Initial		
Bit	Bit Name	Value	R/W	Description
9, 8	PA22MD[1:0]	00	R/W	PA22 Mode
				Select the function of the PA22/WE2/DQMUL/ICIORD/TIC5V pin.
				00: PA22 I/O (port)
				01: WE2/DQMUL/ICIORD output (BSC)
				10: Setting prohibited
				11: TIC5V input (MTU2)
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PA21MD[2:0]	000	R/W	PA21 Mode
				Select the function of the PA21/CS5/CE1A/CASU/TIC5U/PINT5 pin.
				000: PA21 I/O (port)
				001: CS5/CE1A output (BSC)
				010: CASU output (BSC)
				011: TIC5U input (MTU2)
				100: PINT5 input (INTC)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PA20MD[2:0]	000	R/W	PA20 Mode
				Select the function of the PA20/CS4/RASU/PINT4 pin.
				000: PA20 I/O (port)
				001: CS4 output (BSC)
				010: RASU output (BSC)
				011: Setting prohibited
				100: PINT4 input (INTC)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

# (3) Port A Control Register H1 (PACRH1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	P/	\19MD[2	:0]	-	PA	18MD[2	:0]	-	-	PA17N	/ID[1:0]	-	P/	A16MD[2	::0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PA19MD[2:0]	000	R/W	PA19 Mode
				Select the function of the PA19/BACK/TEND1/PINT3 pin.
				000: PA19 I/O (port)
				001: BACK output (BSC)
				010: TEND1 output (DMAC)
				011: Setting prohibited
				100: PINT3 input (INTC)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited



<b>-</b>	<b>-</b>	Initial		
Bit	Bit Name	Value	R/W	Description
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PA18MD[2:0]	000	R/W	PA18 Mode
				Select the function of the PA18/BREQ/TEND0/PINT2 pin.
				000: PA18 I/O (port)
				001: BREQ input (BSC)
				010: TEND0 output (DMAC)
				011: Setting prohibited
				100: PINT2 input (INTC)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PA17MD[1:0]	00	R/W	PA17 Mode
				Select the function of the PA17/WAIT/DACK2 pin.
				00: PA17 I/O (port)
				01: WAIT input (BSC)
				10: DACK2 output (DMAC)
				11: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PA16MD[2:0]	000	R/W	PA16 Mode
				Select the function of the PA16/WE3/DQMUU/ICIOWR/AH/DREQ2/CKE pin.
				000: PA16 I/O (port)
				001: WE3/DQMUU/ICIOWR/AH output (BSC)
				010: DREQ2 input (DMAC)
				011: Setting prohibited
				100: Setting prohibited
				101: CKE output (BSC)
				110: Setting prohibited
				111: Setting prohibited

## (4) Port A Control Register L4 (PACRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	PA13N	/ID[1:0]	-	-	PA12	MD[1:0]
Initial value:	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 13		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
11 to 9		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8		1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

Bit	Bit Name	Initial Value	R/W	Description
	DIL Name			Description
7, 6		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PA13MD[1:0]	00	R/W	PA13 Mode
				Select the function of the PA13/WE1/DQMLU/WE/POE7 pin.
				00: PA13 I/O (port)
				01: WE1/DQMLU/WE output (BSC)
				10: Setting prohibited
				11: POE7 input (POE2)
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PA12MD[1:0]	00	R/W	PA12 Mode
				Select the function of the PA12/WE0/DQMLL/POE6 pin.
				00: PA12 I/O (port)
				01: WE0/DQMLL output (BSC)
				10: Setting prohibited
				11: POE6 input (POE2)

#### Port A Control Register L3 (PACRL3) **(5)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PA11N	/ID[1:0]	-	-	-	-	-	P	A9MD[2:	0]	-	Р	A8MD[2:	:0]
Initial value:	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W

D:4	Dit Nama	Initial Value	D/M	Description
Bit	Bit Name	value	R/W	Description
15, 14		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PA11MD[1:0]	00	R/W	PA11 Mode
				Select the function of the PA11/CS1/POE5 pin.
				00: PA11 I/O (port)
				01: CS1 output (BSC)
				10: Setting prohibited
				11: POE5 input (POE2)
11 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8		1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
6 to 4	PA9MD[2:0]	000	R/W	PA9 Mode
				Select the function of the PA9/TCLKD/IRQ3/FRAME/CKE pin.
				000: PA9 I/O (port)
				001: TCLKD input (MTU2)
				010: IRQ3 input (INTC)
				011: FRAME output (BSC)
				100: Setting prohibited
				101: CKE output (BSC)
				110: Setting prohibited
				111: Setting prohibited
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PA8MD[2:0]	000	R/W	PA8 Mode
				Select the function of the PA8/TCLKC/IRQ2/RD/WR pin.
				000: PA8 I/O (port)
				001: TCLKC input (MTU2)
				010: IRQ2 input (INTC)
				011: Setting prohibited
				100: Setting prohibited
				101: RD/WR output (BSC)
				110: Setting prohibited
				111: Setting prohibited

# (6) Port A Control Register L2 (PACRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PA7M	D[1:0]	-	-	- PA6MD[1:0		-	P.	A5MD[2:	0]	-	Р	A4MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

D:4	D'AM.	Initial	D // //	Bara data
Bit	Bit Name	Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PA7MD[1:0]	00	R/W	PA7 Mode
				Select the function of the PA7/TCLKB/CS3 pin.
				00: PA7 I/O (port)
				01: TCLKB input (MTU2)
				10: CS3 output (BSC)
				11: Setting prohibited
11, 10	<del></del>	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9, 8	PA6MD[1:0]	00	R/W	PA6 Mode
				Select the function of the PA6/TCLKA/CS2 pin.
				00: PA6 I/O (port)
				01: TCLKA input (MTU2)
				10: CS2 output (BSC)
				11: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
6 to 4	PA5MD[2:0]	000	R/W	PA5 Mode
				Select the function of the PA5/SCK1/DREQ1/IRQ1/A22 pin.
				000: PA5 I/O (port)
				001: SCK1 I/O (SCIF1)
				010: DREQ1 input (DMAC)
				011: IRQ1 input (INTC)
				100: Setting prohibited
				101: A22 output (address)
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PA4MD[2:0]	000	R/W	PA4 Mode
				Select the function of the PA4/TxD1/A23 pin.
				000: PA4 I/O (port)
				001: TxD1 output (SCIF1)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: A23 output (address)
				110: Setting prohibited
				111: Setting prohibited

# (7) Port A Control Register L1 (PACRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	P.	A3MD[2:	0]	1	PA2MD[2:0]			-	PA1MD[2:0]			-	P	A0MD[2:	0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PA3MD[2:0]	000	R/W	PA3 Mode
				Select the function of the PA3/RxD1/A24 pin.
				000: PA3 I/O (port)
				001: RxD1 input (SCIF1)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: A24 output (address)
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PA2MD[2:0]	000	R/W	PA2 Mode
				Select the function of the PA2/SCK0/DREQ0/IRQ0/A25 pin.
				000: PA2 I/O (port)
				001: SCK0 I/O (SCIF0)
				010: DREQ0 input (DMAC)
				011: IRQ0 input (INTC)
				100: Setting prohibited
				101: A25 output (address)
				110: Setting prohibited
				111: Setting prohibited


		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PA1MD[2:0]	000	R/W	PA1 Mode
				Select the function of the PA1/TxD0/PINT1/CS5/CE1A pin.
				000: PA1 I/O (port)
				001: TxD0 output (SCIF0)
				010: Setting prohibited
				011: PINT1 input (INTC)
				100: Setting prohibited
				101: CS5/CE1A output (BSC)
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PA0MD[2:0]	000	R/W	PA0 Mode
				Select the function of the PA0/RxD0/PINT0/CS4 pin.
				000: PA0 I/O (port)
				001: RxD0 input (SCIF0)
				010: Setting prohibited
				011: PINT0 input (INTC)
				100: Setting prohibited
				101: CS4 output (BSC)
				110: Setting prohibited
				111: Setting prohibited

#### 19.2.3 Port B I/O Register (PBIOR)

PBIOR is a 16-bit readable/writable register that is used to set the pins on port B as inputs or outputs. Bits PB9IOR, PB5IOR, and PB4IOR correspond to pins PB9/IRQ7/A21/ADTRG, PB5/IRQ3/POE3/CASL, and PB4/IRQ2/POE2/RASL, respectively. PBIOR is enabled when the port B pins are functioning as general-purpose inputs/outputs (PB9, PB5, and PB4). In other states, PBIOR is disabled. A given pin on port B will be an output pin if the corresponding bit in PBIOR is set to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 10, 8 to 6, and 3 to 0 of PBIOR are reserved. These bits are always read as 0. The write value should always be 0.

PBIOR is initialized to H'0000 by a power-on reset; however, the register is not initialized by a manual reset or in sleep mode or software standby mode.




#### 19.2.4 Port B Control Registers 1 to 3 (PBCR1 to PBCR3)

PBCR1 to PBCR3 are 16-bit readable/writable registers that are used to select the function of the multiplexed pins on port B.

PBCR1 to PBCR3 are initialized to the values shown in table 19.7 by a power-on reset; however, the registers are not initialized by a manual reset or in sleep mode or software standby mode.

#### Port B Control Register 3 (PBCR3) **(1)**





		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6 to 4	PB9MD[2:0]	000	R/W	PB9 Mode
				Select the function of the PB9/IRQ7/A21/ADTRG/POE8 pin.
				000: PB9 I/O (port)
				001: IRQ7 input (INTC)
				010: A21 output (address)
				011: ADTRG input (ADC)
				100: Setting prohibited
				101: Setting prohibited
				110: POE8 input (POE2)
				111: Setting prohibited
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
0		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

# (2) Port B Control Register 2 (PBCR2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	Р	B5MD[2:	0]	-	Р	B4MD[2:	0]
Initial value:	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13		1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
12 to 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9		1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
8, 7	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
6 to 4	PB5MD[2:0]	000	R/W	PB5 Mode
				Select the function of the PB5/IRQ3/POE3/CASL pin.
				000: PB5 I/O (port)
				001: IRQ3 input (INTC)
				010: POE3 input (POE2)
				011: Setting prohibited
				100: CASL output (BSC)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PB4MD[2:0]	000	R/W	PB4 Mode
				Select the function of the PB4/IRQ2/POE2/RASL pin.
				000: PB4 I/O (port)
				001: IRQ2 input (INTC)
				010: POE2 input (POE2)
				011: Setting prohibited
				100: RASL output (BSC)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

# (3) Port B Control Register 1 (PBCR1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	Р	B3MD[2:	0]	-	Р	PB2MD[2:0]		-	-	-	1	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PB3MD[2:0]	000	R/W	PB3 Mode
				Select the function of the PB3/IRQ1/POE1/SDA pin.
				000: PB3 input (port)
				001: IRQ1 input (INTC)
				010: POE1 input (POE2)
				011: Setting prohibited
				100: SDA I/O (IIC3)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited


Bit	Bit Name	Initial Value	R/W	Description
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PB2MD[2:0]	000	R/W	PB2 Mode
				Select the function of the PB2/IRQ0/POE0/SCL pin.
				000: PB2 input (port)
				001: IRQ0 input (INTC)
				010: POE0 input (POE2)
				011: Setting prohibited
				100: SCL I/O (IIC3)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
3 to 1		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0		1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

### 19.2.5 Port C I/O Register L (PCIORL)

PCIORL is a 16-bit readable/writable register that is used to set the pins on port C as inputs or outputs. Bits PC1IOR and PC0IOR correspond to pins PC1/A1 and PC0/A0, respectively. PCIORL is enabled when the port C pins are functioning as general-purpose inputs/outputs (PC1 and PC0). In other states, PCIORL is disabled. A given pin on port C will be an output pin if the corresponding bit in PCIORL is set to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 2 of PCIORL are reserved. These bits are always read as 0. The write value should always be 0.

PCIORL is initialized to H'0000 by a power-on reset; however, the register is not initialized by a manual reset or in sleep mode or software standby mode.



## 19.2.6 Port C Control Register L1 (PCCRL1)

PCCRL1 is a 16-bit readable/writable register that is used to select the functions of the multiplexed pins on port C.

PCCRL1 is initialized to the value shown in table 19.8 by a power-on reset; however, the register is not initialized by a manual reset or in sleep mode or software standby mode.

Table 19.8 Initial Value of Port C Control Register

								I	nitial	Value	•					
Register	Name	<del>)</del>	Are	ea 0: 3	32-Bit	Mode	e /	Area (	): 16-E	Bit Mo	de	Area	a 0: 8	-Bit N	lode	
PCCRL1	CRL1 H'1100						ŀ	<del> </del>  1111	)			H'11	11			
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	PC1 MD	-	-	-	PC0 MD
Initial value:	0	0	0	1	0	0	0	1	0	0	0	0/1*	0	0	0	0/1*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
12	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
11 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
8	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
4	PC1MD	0/1*	R/W	PC1 Mode
				Select the function of the PC1/A1 pin.
				Area 0: 32-bit mode
				0: PC1 I/O (port) (initial value)
				1: A1 output (address)
				Area 0: 16-bit mode
				0: Setting prohibited
				1: A1 output (address) (initial value)
				Area 0: 8-bit mode
				0: Setting prohibited
				1: A1 output (address) (initial value)
3 to 1		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
0	PC0MD	0/1*	R/W	PC0 Mode
				Select the function of the PC0/A0 pin.
				Area 0: 32-bit mode
				0: PC0 I/O (port) (initial value)
				1: A0 output (address)
				Area 0: 16-bit mode
				0: PC0 I/O (port) (initial value)
				1: A0 output (address)
				Area 0: 8-bit mode
				0: Setting prohibited
				1: A0 output (address) (initial value)

Note: \* The initial value depends on the operating mode of the LSI.

## 19.2.7 Port D I/O Registers H, L (PDIORH, PDIORL)

PDIORH and PDIORL are 16-bit readable/writable registers that are used to set the pins on port D as inputs or outputs. Bits PD31IOR to PD8IOR correspond to pins PD31/D31/ADTRG/TIOC3AS to PD8/D8/TIOC3AS. PDIORH and PDIORL are enabled when the port D pins are functioning as general-purpose inputs/outputs (PD31 to PD8) or the TIOC pin is functioning as inputs/outputs of MTU2S. In other states, they are disabled. A given pin on port D will be an output pin if the corresponding bit in PDIORH or PDIORL is set to 1, and an input pin if the bit is cleared to 0.

Bits 7 and 0 of PDIORL are reserved. These bits are always read as 0. The write value should always be 0.

PDIORH and PDIORL are initialized to H'0000 by a power-on; however, the registers are not initialized by a manual reset or in sleep mode or software standby mode.

## (1) Port D I/O Register H (PDIORH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD31 IOR	PD30 IOR	PD29 IOR	PD28 IOR	PD27 IOR	PD26 IOR	PD25 IOR	PD24 IOR	PD23 IOR	PD22 IOR	PD21 IOR	PD20 IOR	PD19 IOR	PD18 IOR	PD17 IOR	PD16 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

#### (2) Port D I/O Register L (PDIORL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 IOR	PD14 IOR	PD13 IOR	PD12 IOR	PD11 IOR	PD10 IOR	PD9 IOR	PD8 IOR	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R

# 19.2.8 Port D Control Registers H1 to H4, L3, L4, (PDCRH1 to PDCRH4, PDCRL3, PDCRL4)

PDCRH1 to PDCRH4, PDCRL3, and PDCRL4 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port D.

PDCRH1 to PDCRH4, PDCRL3, and PDCRL4 are initialized to the values shown in table 19.9 by a power-on reset; however, the registers are not initialized by a manual reset or in sleep mode or software standby mode.

**Table 19.9 Initial Values of Port D Control Registers** 

#### **Initial Value**

Register Name	Area 0: 32-Bit Mode	Area 0: 16-Bit Mode	Area 0: 8-Bit Mode
PDCRH4	H'1111	H'0000	H'0000
PDCRH3	H'1111	H'0000	H'0000
PDCRH2	H'1111	H'0000	H'0000
PDCRH1	H'1111	H'0000	H'0000
PDCRL4	H'1111	H'1111	H'0000
PDCRL3	H'1111	H'1111	H'0000

## (1) Port D Control Register H4 (PDCRH4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PD31N	/ID[1:0]	1	-	PD30M	1D[1:0]	-	-	PD29N	/ID[1:0]	-	-	PD28N	ИD[1:0]
Initial value:	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Note: \* The initial value depends on the operating mode of the LSI.

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PD31MD[1:0]	00*, 01*	R/W	PD31 Mode
				Select the function of the PD31/D31/ADTRG/TIOC3AS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D31 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: PD31 I/O (port) (initial value)
				01: D31 I/O (data)
				10: ADTRG input (ADC)
				11: TIOC3AS I/O (MTU2S)
				Area 0: 8-bit mode
				00: PD31 I/O (port) (initial value)
				01: D31 I/O (data)
				10: ADTRG input (ADC)
				11: TIOC3AS I/O (MTU2S)
11, 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9, 8	PD30MD[1:0]	00*, 01*	R/W	PD30 Mode
				Select the function of the PD30/D30/IRQOUT/REFOUT/TIOC3CS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D30 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: PD30 I/O (port) (initial value)
				01: D30 I/O (data)
				10: IRQOUT/REFOUT output (INTC/BSC)
				11: TIOC3CS I/O (MTU2S)
				Area 0: 8-bit mode
				00: PD30 I/O (port) (initial value)
				01: D30 I/O (data)
				10: IRQOUT/REFOUT output (INTC/BSC)
				11: TIOC3CS I/O (MTU2S)
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
<b>Bit</b> 5, 4	PD29MD[1:0]		R/W	PD29 Mode Select the function of the PD29/D29/CS3/TIOC3BS pin.  • Area 0: 32-bit mode 00: Setting prohibited 01: D29 I/O (data) (initial value) 10: Setting prohibited 11: Setting prohibited • Area 0: 16-bit mode 00: PD29 I/O (port) (initial value)
2.0		All O	D	01: D29 I/O (data) 10: CS3 output (BSC) 11: TIOC3BS I/O (MTU2S)  • Area 0: 8-bit mode 00: PD29 I/O (port) (initial value) 01: D29 I/O (data) 10: CS3 output (BSC) 11: TIOC3BS I/O (MTU2S)
3, 2	_	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description	
1, 0	PD28MD[1:0]	00*, 01*	R/W	PD28 Mode	
				Select the function of the PD28/D28/CS2/TIOC3DS pin.	
				Area 0: 32-bit mode	
				00: Setting prohibited	
				01: D28 I/O (data) (initial value)	
				10: Setting prohibited	
				11: Setting prohibited	
				Area 0: 16-bit mode	
				00: PD28 I/O (port) (initial value)	
				01: D28 I/O (data)	
				10: CS2 output (BSC)	
				11: TIOC3DS I/O (MTU2S)	
				Area 0: 8-bit mode	
				00: PD28 I/O (port) (initial value)	
				01: D28 I/O (data)	
				10: CS2 output (BSC)	
				11: TIOC3DS I/O (MTU2S)	

## (2) Port D Control Register H3 (PDCRH3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PD27N	1D[1:0]	-	-	PD26M	1D[1:0]	-	-	PD25M	/ID[1:0]	-	-	PD24N	/ID[1:0]
Initial value:	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Note: \* The initial value depends on the operating mode of the LSI.

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PD27MD[1:0]	00*, 01*	R/W	PD27 Mode
				Select the function of the PD27/D27/DACK1/TIOC4AS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D27 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: PD27 I/O (port) (initial value)
				01: D27 I/O (data)
				10: DACK1 output (DMAC)
				11: TIOC4AS I/O (MTU2S)
				Area 0: 8-bit mode
				00: PD27 I/O (port) (initial value)
				01: D27 I/O (data)
				10: DACK1 output (DMAC)
				11: TIOC4AS I/O (MTU2S)
11, 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

		Initial		
Bit	Bit Name	Value	R/W	Description
9, 8	PD26MD[1:0]	00*, 01*	R/W	PD26 Mode
				Select the function of the PD26/D26/DACK0/TIOC4BS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D26 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: PD26 I/O (port) (initial value)
				01: D26 I/O (data)
				10: DACK0 output (DMAC)
				11: TIOC4BS I/O (MTU2S)
				Area 0: 8-bit mode
				00: PD26 I/O (port) (initial value)
				01: D26 I/O (data)
				10: DACK0 output (DMAC)
				11: TIOC4BS I/O (MTU2S)
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
5, 4	PD25MD[1:0]	00*, 01*	R/W	PD25 Mode
				Select the function of the PD25/D25/DREQ1/TIOC4CS pin.
				<ul> <li>Area 0: 32-bit mode 00: PD25 I/O (port) 01: D25 I/O (data) (initial value) 10: Setting prohibited 11: Setting prohibited</li> <li>Area 0: 16-bit mode 00: PD25 I/O (port) (initial value) 01: D25 I/O (data) 10: DREQ1 input (DMAC) 11: TIOC4CS I/O (MTU2S)</li> <li>Area 0: 8-bit mode 00: PD25 I/O (port) (initial value) 01: D25 I/O (data) 10: DREQ1 input (DMAC)</li> </ul>
3, 2	_	All 0	R	11: TIOC4CS I/O (MTU2S)  Reserved
,				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	PD24MD[1:0]	00*, 01*	R/W	PD24 Mode
				Select the function of the PD24/D24/DREQ0/TIOC4DS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D24 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: PD24 I/O (port) (initial value)
				01: D24 I/O (data)
				10: DREQ0 input (DMAC)
				11: TIOC4DS I/O (MTU2S)
				Area 0: 8-bit mode
				00: PD24 I/O (port) (initial value)
				01: D24 I/O (data)
				10: DREQ0 input (DMAC)
				11: TIOC4DS I/O (MTU2S)

## (3) Port D Control Register H2 (PDCRH2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PD23N	/ID[1:0]	-	PE	)22MD[2	:0]	-	PE	D21MD[2	1:0]	-	PI	D20MD[2	2:0]
Initial value:	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*
R/W:	R	R	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: \* The initial value depends on the operating mode of the LSI.

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PD23MD[1:0]	00*, 01*	R/W	PD23 Mode
				Select the function of the PD23/D23/IRQ7 pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D23 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: PD23 I/O (port) (initial value)
				01: D23 I/O (data)
				10: IRQ7 input (INTC)
				11: Setting prohibited
				Area 0: 8-bit mode
				00: PD23 I/O (port) (initial value)
				01: D23 I/O (data)
				10: IRQ7 input (INTC)
				11: Setting prohibited
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PD22MD[2:0]		R/W	PD22 Mode
		001*		Select the function of the PD22/D22/IRQ6/TIC5US pin.
				Area 0: 32-bit mode
				000: Setting prohibited
				001: D22 I/O (data) (initial value)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 16-bit mode
				000: PD22 I/O (port) (initial value)
				001: D22 I/O (data)
				010: IRQ6 input (INTC)
				011: Setting prohibited
				100: TIC5US input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 8-bit mode
				000: PD22 I/O (port) (initial value)
				001: D22 I/O (data)
				010: IRQ6 input (INTC)
				011: Setting prohibited
				100: TIC5US input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PD21MD[2:0]	000*,	R/W	PD21 Mode
		001*		Select the function of the PD21/D21/IRQ5/TIC5VS pin.
				Area 0: 32-bit mode
				000: Setting prohibited
				001: D21 I/O (data) (initial value)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 16-bit mode
				000: PD21 I/O (port) (initial value)
				001: D21 I/O (data)
				010: IRQ5 input (INTC)
				011: Setting prohibited
				100: TIC5VS input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 8-bit mode
				000: PD21 I/O (port) (initial value)
				001: D21 I/O (data)
				010: IRQ5 input (INTC)
				011: Setting prohibited
				100: TIC5VS input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
2 to 0	PD20MD[2:0]		R/W	PD20 Mode
		001*		Select the function of the PD20/D20/IRQ4/TIC5WS pin.
				Area 0: 32-bit mode
				000: Setting prohibited
				001: D20 I/O (data) (initial value)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 16-bit mode
				000: PD20 I/O (port) (initial value)
				001: D20 I/O (data)
				010: IRQ4 input (INTC)
				011: Setting prohibited
				100: TIC5WS input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 8-bit mode
				000: PD20 I/O (port) (initial value)
				001: D20 I/O (data)
				010: IRQ4 input (INTC)
				011: Setting prohibited
				100: TIC5WS input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited

## (4) Port D Control Register H1 (PDCRH1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE	)19MD[2	:0]	-	PE	)18MD[2	:0]	-	PI	017MD[2	1:0]	-	PI	D16MD[2	2:0]
Initial value:	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Note: \* The initial value depends on the operating mode of the LSI.

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
14 to 12	PD19MD[2:0]		R/W	PD19 Mode
		001*		Select the function of the PD19/D19/IRQ3/POE7 pin.
				Area 0: 32-bit mode
				000: Setting prohibited
				001: D19 I/O (data) (initial value)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 16-bit mode
				000: PD19 I/O (port) (initial value)
				001: D19 I/O (data)
				010: IRQ3 input (INTC)
				011: Setting prohibited
				100: POE7 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 8-bit mode
				000: PD19 I/O (port) (initial value)
				001: D19 I/O (data)
				010: IRQ3 input (INTC)
				011: Setting prohibited
				100: POE7 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PD18MD[2:0]		R/W	PD18 Mode
		001*		Select the function of the PD18/D18/IRQ2/POE6 pin.
				Area 0: 32-bit mode
				000: Setting prohibited
				001: D18 I/O (data) (initial value)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 16-bit mode
				000: PD18 I/O (port) (initial value)
				001: D18 I/O (data)
				010: IRQ2 input (INTC)
				011: Setting prohibited
				100: POE6 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 8-bit mode
				000: PD18 I/O (port) (initial value)
				001: D18 I/O (data)
				010: IRQ2 input (INTC)
				011: Setting prohibited
				100: POE6 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
6 to 4	PD17MD[2:0]		R/W	PD17 Mode
		001*		Select the function of the PD17/D17/IRQ1/POE5 pin.
				Area 0: 32-bit mode
				000: Setting prohibited
				001: D17 I/O (data) (initial value)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 16-bit mode
				000: PD17 I/O (port) (initial value)
				001: D17 I/O (data)
				010: IRQ1 input (INTC)
				011: Setting prohibited
				100: POE5 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 8-bit mode
				000: PD17 I/O (port) (initial value)
				001: D17 I/O (data)
				010: IRQ1 input (INTC)
				011: Setting prohibited
				100: POE5 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
2 to 0			R/W	PD16 Mode
2 10 0	PD16MD[2:0]	000*,	□/ V V	
				Select the function of the PD16/D16/IRQ0/POE4 pin.
				Area 0: 32-bit mode
				000: Setting prohibited
				001: D16 I/O (data) (initial value)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 16-bit mode
				000: PD16 I/O (port) (initial value)
				001: D16 I/O (data)
				010: IRQ0 input (INTC)
				011: Setting prohibited
				100: POE4 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
				Area 0: 8-bit mode
				000: PD16 I/O (port) (initial value)
				001: D16 I/O (data)
				010: IRQ0 input (INTC)
				011: Setting prohibited
				100: POE4 input (POE2)
				101: Setting prohibited
				110: Setting prohibited
				• .
Natar	The initial val			111: Setting prohibited

## (5) Port D Control Register L4 (PDCRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PD15N	/ID[1:0]	-	-	PD14N	/ID[1:0]	-	-	PD13N	ИD[1:0]	-	-	PD12N	/ID[1:0]
Initial value:	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PD15MD[1:0]	00*, 01*	R/W	PD15 Mode
				Select the function of the PD15/D15/TIOC4DS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D15 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: Setting prohibited
				01: D15 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 8-bit mode
				00: PD15 I/O (port) (initial value)
				01: D15 I/O (data)
				10: Setting prohibited
				11: TIOC4DS I/O (MTU2S)
11, 10		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9, 8	PD14MD[1:0]	00*, 01*	R/W	PD14 Mode
				Select the function of the PD14/D14/TIOC4CS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D14 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: Setting prohibited
				01: D14 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 8-bit mode
				00: PD14 I/O (port) (initial value)
				01: D14 I/O (data)
				10: Setting prohibited
				11: TIOC4CS I/O (MTU2S)
7, 6		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
5, 4	PD13MD[1:0]	00*, 01*	R/W	PD13 Mode
				Select the function of the PD13/D13/TIOC4BS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D13 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: Setting prohibited
				01: D13 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 8-bit mode
				00: PD13 I/O (port) (initial value)
				01: D13 I/O (data)
				10: Setting prohibited
				11: TIOC4BS I/O (MTU2S)
3, 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	PD12MD[1:0]	00*, 01*	R/W	PD12 Mode
				Select the function of the PD12/D12/TIOC4AS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D12 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: Setting prohibited
				01: D12 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 8-bit mode
				00: PD12 I/O (port) (initial value)
				01: D12 I/O (data)
				10: Setting prohibited
				11: TIOC4AS I/O (MTU2S)

Note: \* The initial value depends on the operating mode of the LSI.

#### Port D Control Register L3 (PDCRL3) **(6)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PD11M	1D[1:0]	-	-	PD10N	/ID[1:0]	-	-	PD9M	D[1:0]	-	-	PD8M	D[1:0]
Initial value:	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*	0	0	0	0/1*
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Note: \* The initial value depends on the operating mode of the LSI.

Bit	Bit Name	Initial Value	R/W	Description
	DIL INAIIIE			Description
15, 14		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PD11MD[1:0]	00*, 01*	R/W	PD11 Mode
				Select the function of the PD11/D11/TIOC3DS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D11 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: Setting prohibited
				01: D11 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 8-bit mode
				00: PD11 I/O (port) (initial value)
				01: D11 I/O (data)
				10: Setting prohibited
				11: TIOC3DS I/O (MTU2S)
11, 10	<del></del>	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
9, 8	PD10MD[1:0]	00*, 01*	R/W	PD10 Mode
				Select the function of the PD10/D10/TIOC3CS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D10 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: Setting prohibited
				01: D10 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 8-bit mode
				00: PD10 I/O (port) (initial value)
				01: D10 I/O (data)
				10: Setting prohibited
				11: TIOC3CS I/O (MTU2S)
7, 6		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
5, 4	PD9MD[1:0]	00*, 01*	R/W	PD9 Mode
				Select the function of the PD9/D9/TIOC3BS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D9 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				<ul> <li>Area 0: 16-bit mode</li> </ul>
				00: Setting prohibited
				01: D9 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 8-bit mode
				00: PD9 I/O (port) (initial value)
				01: D9 I/O (data)
				10: Setting prohibited
				11: TIOC3BS I/O (MTU2S)
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
1, 0	PD8MD[1:0]	00*, 01*	R/W	PD8 Mode
				Select the function of the PD8/D8/TIOC3AS pin.
				Area 0: 32-bit mode
				00: Setting prohibited
				01: D8 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 16-bit mode
				00: Setting prohibited
				01: D8 I/O (data) (initial value)
				10: Setting prohibited
				11: Setting prohibited
				Area 0: 8-bit mode
				00: PD8 I/O (port) (initial value)
				01: D8 I/O (data)
				10: Setting prohibited
				11: TIOC3AS I/O (MTU2S)

Note: \* The initial value depends on the operating mode of the LSI.

#### 19.2.9 Port E I/O Registers H, L (PEIORH, PEIORL)

PEIORH and PEIORL are 16-bit readable/writable registers that are used to set the pins on port E as inputs or outputs. PE16IOR to PE0IOR correspond to pins PE16/CS8 to PE0/TIOC0A/DREQ0. PEIORH and PEIORL are enabled when the port E pins are functioning as general-purpose inputs/outputs (PE16 to PE0) or the TIOC pin is functioning as inputs/outputs of MTU2. In other states, they are disabled. A given pin on port E will be an output pin if the corresponding bit in PEIORH or PEIORL is set to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 1 of PEIORH are reserved. These bits are always read as 0. The write value should always be 0.

PEIORH and PEIORL are initialized to H'0000 by a power-on reset; however, the registers are not initialized by a manual reset or in sleep mode or software standby mode.

#### **(1)** Port E I/O Register H (PEIORH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PE16 IOR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W

#### Port E I/O Register L (PEIORL) **(2)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	PE15 IOR	PE14 IOR	PE13 IOR	PE12 IOR	PE11 IOR	PE10 IOR	PE9 IOR	PE8 IOR	PE7 IOR	PE6 IOR	PE5 IOR	PE4 IOR	PE3 IOR	PE2 IOR	PE1 IOR	PE0 IOR	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

## 19.2.10 Port E Control Registers H1, L1 to L4 (PECRH1, PECRL1 to PECRL4)

PECRH1 and PECRL1 to PECRL4 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port E.

PECRH1 and PECRL1 to PECRL4 are initialized to H'0000 by a power-on reset; however, the registers are not initialized by a manual reset or in sleep mode or software standby mode.

## (1) Port E Control Register H1 (PECRH1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	,	-	PI	E16MD[2	2:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	PE16MD[2:0]	000	R/W	PE16 Mode
				Select the function of the PE16/CS8 pin.
				000: PE16 I/O (port)
				001: Setting prohibited
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: CS8 output (BSC)
				110: Setting prohibited
				111: Setting prohibited

# (2) Port E Control Register L4 (PECRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE	=15MD[2	:0]	-	PE	E14MD[2	:0]	-	-	PE13N	/ID[1:0]	1	-	PE12N	MD[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE15MD[2:0]	000	R/W	PE15 Mode
				Select the function of the PE15/TIOC4D/DACK1/IRQOUT/REFOUT/CKE pin.
				000: PE15 I/O (port)
				001: TIOC4D I/O (MTU2)
				010: DACK1 output (DMAC)
				011: IRQOUT/REFOUT output (INTC/BSC)
				100: Setting prohibited
				101: CKE output (BSC)
				110: Setting prohibited
				111: Setting prohibited
11	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
10 to 8	PE14MD[2:0]		R/W	PE14 Mode
				Select the function of the PE14/TIOC4C/DACK0/WE3/DQMUU/ICIOWR/AH pin.
				000: PE14 I/O (port)
				001: TIOC4C I/O (MTU2)
				010: DACK0 output (DMAC)
				011: Setting prohibited
				100: Setting prohibited
				101: WE3/DQMUU/ICIOWR/AH output (BSC)
				110: Setting prohibited
				111: Setting prohibited
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PE13MD[1:0]	00	R/W	PE13 Mode
				Select the function of the PE13/TIOC4B/MRES pin.
				00: PE13 I/O (port)
				01: TIOC4B I/O (MTU2)
				10: MRES input (system control)
				11: Setting prohibited
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PE12MD[1:0]	00	R/W	PE12 Mode
				Select the function of the PE12/TIOC4A/TxD3 pin.
				00: PE12 I/O (port)
				01: TIOC4A I/O (MTU2)
				10: Setting prohibited
				11: TxD3 output (SCIF3)



# (3) Port E Control Register L3 (PECRL3)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	PE	E11MD[2	:0]	-	-	PE10N	ИD[1:0]	-	Р	E9MD[2:	0]	1	-	PE8N	/ID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R	R/W	R/W	R	R/W	R/W	R/W	R	R	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE11MD[2:0]	000	R/W	PE11 Mode
				Select the function of the PE11/TIOC3D/RxD3/CTS3 pin.
				000: PE11 I/O (port)
				001: TIOC3D I/O (MTU2)
				010: Setting prohibited
				011: RxD3 input (SCIF3)
				100: CTS3 I/O (SCIF3)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
11, 10	<del></del>	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9, 8	PE10MD[1:0]	00	R/W	PE10 Mode
				Select the function of the PE10/TIOC3C/TxD2 pin.
				00: PE10 I/O (port)
				01: TIOC3C I/O (MTU2)
				10: TxD2 output (SCIF2)
				11: Setting prohibited
7	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
6 to 4		000	R/W	PE9 Mode
0 10 4	PE9MD[2:0]	000	Π/ VV	Select the function of the PE9/TIOC3B/SCK3/RTS3 pin.
				000: PE9 I/O (port)
				001: TIOC3B I/O (MTU2)
				010: Setting prohibited
				011: SCK3 I/O (SCIF3)
				100: RTS3 I/O (SCIF3)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3, 2		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PE8MD[1:0]	00	R/W	PE8 Mode
				Select the function of the PE8/TIOC3A/SCK2 pin.
				00: PE8 I/O (port)
				01: TIOC3A I/O (MTU2)
				10: SCK2 I/O (SCIF2)
				11: Setting prohibited

# (4) Port E Control Register L2 (PECRL2)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	Р	E7MD[2:	0]	-	Р	E6MD[2:	0]	-	Р	E5MD[2:	0]	-	Р	E4MD[2:	:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
14 to 12	PE7MD[2:0]	000	R/W	PE7 Mode
				Select the function of the PE7/TIOC2B/RxD2/BS/UBCTRG pin.
				000: PE7 I/O (port)
				001: TIOC2B I/O (MTU2)
				010: RxD2 input (SCIF2)
				011: BS output (BSC)
				100: Setting prohibited
				101: Setting prohibited
				110: Setting prohibited
				111: UBCTRG output (UBC)
11		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10 to 8	PE6MD[2:0]	000	R/W	PE6 Mode
				Select the function of the PE6/TIOC2A/SCK3/CS7 pin.
				000: PE6 I/O (port)
				001: TIOC2A I/O (MTU2)
				010: SCK3 I/O (SCIF3)
				011: Setting prohibited
				100: Setting prohibited
				101: CS7 output (BSC)
				110: Setting prohibited
				111: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE5MD[2:0]	000	R/W	PE5 Mode
				Select the function of the PE5/TIOC1B/TxD3/CS6/CE1B pin.
				000: PE5 I/O (port)
				001: TIOC1B I/O (MTU2)
				010: TxD3 output (SCIF3)
				011: Setting prohibited
				100: Setting prohibited
				101: CS6/CE1B output (BSC)
				110: Setting prohibited
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PE4MD[2:0]	000	R/W	PE4 Mode
				Select the function of the PE4/TIOC1A/RxD3/IOIS16 pin.
				000: PE4 I/O (port)
				001: TIOC1A I/O (MTU2)
				010: RxD3 input (SCIF3)
				011: Setting prohibited
				100: Setting prohibited
				101: IOIS16 input (BSC)
				110: Setting prohibited
				111: Setting prohibited

# (5) Port E Control Register L1 (PECRL1)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PE3M	D[1:0]	-	-	PE2M	D[1:0]	-	-	PE1M	D[1:0]	-	-	PE0M	D[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13, 12	PE3MD[1:0]	00	R/W	PE3 Mode
				Select the function of the PE3/TIOC0D/TEND1 pin.
				00: PE3 I/O (port)
				01: TIOC0D I/O (MTU2)
				10: TEND1 output (DMAC)
				11: Setting prohibited
11, 10	<del></del>	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9, 8	PE2MD[1:0]	00	R/W	PE2 Mode
				Select the function of the PE2/TIOC0C/DREQ1 pin.
				00: PE2 I/O (port)
				01: TIOC0C I/O (MTU2)
				10: DREQ1 input (DMAC)
				11: Setting prohibited
7, 6		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5, 4	PE1MD[1:0]	00	R/W	PE1 Mode
				Select the function of the PE1/TIOC0B/TEND0 pin.
				00: PE1 I/O (port)
				01: TIOC0B I/O (MTU2)
				10: TEND0 output (DMAC)
				11: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
1, 0	PE0MD[1:0]	00	R/W	PE0 Mode
				Select the function of the PE0/TIOC0A/DREQ0 pin.
				00: PE0 I/O (port)
				01: TIOC0A I/O (MTU2)
				10: DREQ0 input (DMAC)
				11: Setting prohibited

## 19.2.11 IRQOUT Function Control Register (IFCR)

IFCR is a 16-bit readable/writable register that is used to control the  $\overline{IRQOUT/REFOUT}$  pin output when it is selected as the multiplexed pin function by port D control register H4 (PDCRH4) and port E control register L4 (PECRL4). When PDCRH4 or PECRL4 selects another function, the IFCR setting does not affect the pin function.

IFCR is initialized to H'0000 by a power-on reset; however, the register is not initialized by a manual reset or in sleep mode or software standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	IRQM	D[3:2]	IRQM	D[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
3, 2	IRQMD[3:2]	00	R/W	IRQOUT Mode 3, 2
				Select the function of the $\overline{IRQOUT}/\overline{REFOUT}$ pin when bits 9 and 8 (PD30MD[1:0]) in PDCRH4 are set to (1, 0).
				00: Interrupt request accept signal output
				01: Refresh signal output
				10: Interrupt request accept signal output or refresh signal output (depends on the operating state)
				11: Always high-level output
1, 0	IRQMD[1:0]	00	R/W	IRQOUT Mode 1, 0
				Select the function of the IRQOUT/REFOUT pin when bits 14 to 12 (PE15MD[2:0]) in PECRL4 are set to (0, 1, 1).
				00: Interrupt request accept signal output
				01: Refresh signal output
				10: Interrupt request accept signal output or refresh signal output (depends on the operating state)
				11: Always high-level output

# 19.3 Switching of Functions in Each Pin

## 19.3.1 Ports A, B, C, D, and E

Pin functions of ports A, B, C, D and E are switched by the settings of the port control registers. Tables 19.10 to 19.14 show the relationships between the settings of the port control registers and the pin functions specified.

Table 19.10 Relationships between Register Settings and Pin Functions (Port A)

Port	Setting register	Function 1 PAnMD[2:0] = 000 (Related Module)	Function 2 PAnMD[2:0] = 001 (Related Module)	Function 3 PAnMD[2:0] = 010 (Related Module)	Function 4 PAnMD[2:0] = 011 (Related Module)	Function 5 PAnMD[2:0] = 100 (Related Module)	Function 6 PAnMD[2:0] = 101 (Related Module)	Function	Function 8
A	PACRH3	PA25 I/O (port)	CE2B output (BSC)	DACK3 output (DMAC)	POE8 input (POE2)	PINT7 input (INTC)	_	_	_
		PA24 I/O (port)	CE2A output (BSC)	DREQ3 input (DMAC)	_	PINT6 input (INTC)	_	_	_
		PA23 I/O (port)	WE3/DQMUU/ ICIOWR/ AH output (BSC)	_	TIC5W input (MTU2)	_	_	_	_
		PA22 I/O (port)	WE2/DQMUL/ ICIORD output (BSC)	_	TIC5V input (MTU2)	_	_	_	_
		PA21 I/O (port)	CS5/CE1A output (BSC)	CASU output (BSC)	TIC5U input (MTU2)	PINT5 input (INTC)	_	_	_
		PA20 I/O (port)	CS4 output (BSC)	RASU output (BSC)	_	PINT4 input (INTC)	_	_	_
	PACRH2	PA19 I/O (port)	BACK output (BSC)	TEND1 output (DMAC)	_	PINT3 input (INTC)	_	_	_
		PA18 I/O (port)	BREQ input (BSC)	TEND0 output (DMAC)	_	PINT2 input (INTC)	_	_	_
		PA17 I/O (port)	WAIT input (BSC)	DACK2 output (DMAC)	_	_	_	_	_
		PA16 I/O (port)	WE3/DQMUU/ ICIOWR/ AH output (BSC)	DREQ2 input (DMAC)	_	_	CKE output (BSC)	_	_
	PACRL4	PA13 I/O (port)	WE1/DQMLU/W E output (BSC)	_	POE7 input (POE2)	_	_	_	_
		PA12 I/O (port)	WE0/DQMLL output (BSC)	_	POE6 input (POE2)	_	_	_	_
	PACRL3	PA11 I/O (port)	CS1 output (BSC)	_	POE5 input (POE2)	_	_	_	_
		PA9 I/O (port)	TCLKD input (MTU2)	IRQ3 input (INTC)	FRAME output (BSC)	_	CKE output (BSC)	_	_
	PA8 I/O (port) TCLKC input (MTU2)		TCLKC input (MTU2)	IRQ2 input (INTC)	_	_	RD/WR output (BSC)	_	_

Port	Setting register	Function 1 PAnMD[2:0] = 000 (Related Module)	Function 2 PAnMD[2:0] = 001 (Related Module)	Function 3 PAnMD[2:0] = 010 (Related Module)	Function 4 PAnMD[2:0] = 011 (Related Module)	Function 5 PAnMD[2:0] = 100 (Related Module)	Function 6 PAnMD[2:0] = 101 (Related Module)	Function 7	Function 8
A	PACRL2	PA7 I/O (port)	TCLKB input (MTU2)	CS3 output (BSC)	_	_	_	_	_
		PA6 I/O (port)	TCLKA input (MTU2)	CS2 output (BSC)	_	_	_	_	_
		PA5 I/O (port)	SCK1 I/O (SCIF1)	DREQ1 input (DMAC)	IRQ1 input (INTC)	_	A22 output (BSC)	_	_
		PA4 I/O (port)	TxD1 output (SCIF1)	_	_	_	A23 output (BSC)	_	_
	PACRL1	PA3 I/O (port)	RxD1 input (SCIF1)	_	_	_	A24 output (BSC)	_	_
		PA2 I/O (port)	SCK0 I/O (SCIF0)	DREQ0 input (DMAC)	IRQ0 input (INTC)	_	A25 output (BSC)	_	_
		PA1 I/O (port)	TxD0 output (SCIF0)	_	PINT1 input (INTC)	_	CS5/CE1A output (BSC)	_	_
		PA0 I/O (port)	RxD0 input (SCIF0)	_	PINT0 input (INTC)	_	CS4 output (BSC)	_	_

# Table 19.11 Relationships between Register Settings and Pin Functions (Port B)

	Setting	Function 1 PBnMD[2:0] = 000 (Related	Function 2 PBnMD[2:0] = 001 (Related	Function 3 PBnMD[2:0] = 010 (Related	Function 4 PBnMD[2:0] = 011 (Related	Function 5 PBnMD[2:0] = 100 (Related	Function	Function 7 PBnMD[2:0] = 110 (Related	Function
Port	register	Module)	Module)	Module)	Module)	Module)	6	Module)	8
В	PBCR3	PB9 I/O (port)	IRQ7 input (INTC)	A21 output (address)	ADTRG input (ADC)	_	_	POE8 input (POE2)	_
	PBCR2	PB5 I/O (port)	IRQ3 input (INTC)	POE3 input (POE2)	_	CASL output (BSC)	_	_	_
		PB4 I/O (port)	IRQ2 input (INTC)	POE2 input (POE2)	_	RASL output (BSC)	_	_	_
	PBCR1	PB3 input (port)	IRQ1 input (INTC)	POE1 input (POE2)	_	SDA I/O (IIC3)	_	_	_
		PB2 input (port)	IRQ0 input (INTC)	POE0 input (POE2)	_	SCL I/O (IIC3)	_	_	



## Table 19.12 Relationships between Register Settings and Pin Functions (Port C)

		Function 1	Function 2						
	Setting	PCnMD = 0	PCnMD = 1						
Port	register	(Related Module)	(Related Module)	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8
С	PCCRL1	PC1 I/O (port)	A1 output (address)	_	_	_	_	_	_
		PC0 I/O (port)	A0 output (address)	_	_	_	_	_	_

## Table 19.13 Relationships between Register Settings and Pin Functions (Port D)

Port	Setting register	Function 1 PDnMD[2:0] = 000 (Related Module)	Function 2 PDnMD[2:0] = 001 (Related Module)	Function 3 PDnMD[2:0] = 010 (Related Module)	Function 4 PDnMD[2:0] = 011 (Related Module)	Function 5 PDnMD[2:0] = 100 (Related Module)	Function 6	Function 7	Function 8
D	PDCRH4	PD31 I/O (port)	D31 I/O (data)	ADTRG input (ADC)	TIOC3AS I/O (MTU2S)	_	_	_	_
		PD30 I/O (port)	D30 I/O (data)	IRQOUT/ REFOUT output (INTC/BSC)	TIOC3CS I/O (MTU2S)	-	_	_	_
		PD29 I/O (port)	D29 I/O (data)	CS3 output (BSC)	TIOC3BS I/O (MTU2S)	_	_	_	_
		PD28 I/O (port)	D28 I/O (data)	CS2 output (BSC)	TIOC3DS I/O (MTU2S)	_	_	_	_
	PDCRH3	PD27 I/O (port)	D27 I/O (data)	DACK1 output (DMAC)	TIOC4AS I/O (MTU2S)	_	-	_	_
		PD26 I/O (port)	D26 I/O (data)	DACK0 output (DMAC)	TIOC4BS I/O (MTU2S)	_	_	_	_
		PD25 I/O (port)	D25 I/O (data)	DREQ1 input (DMAC)	TIOC4CS I/O (MTU2S)	_	_	_	_
		PD24 I/O (port)	D24 I/O (data)	DREQ0 input (DMAC)	TIOC4DS I/O (MTU2S)	_	-	_	_
	PDCRH2	PD23 I/O (port)	D23 I/O (data)	IRQ7 input (INTC)	_	_	_	_	_
		PD22 I/O (port)	D22 I/O (data)	IRQ6 input (INTC)	_	TIC5US input (MTU2S)	_	_	_
		PD21 I/O (port)	D21 I/O (data)	IRQ5 input (INTC)	_	TIC5VS input (MTU2S)	_	_	_

Port	Setting register	Function 1 PDnMD[2:0] = 000 (Related Module)	Function 2 PDnMD[2:0] = 001 (Related Module)	Function 3 PDnMD[2:0] = 010 (Related Module)	Function 4 PDnMD[2:0] = 011 (Related Module)	Function 5 PDnMD[2:0] = 100 (Related Module)	Function 6	Function 7	Function 8
D	PDCRH2	PD20 I/O (port)	D20 I/O (data)	IRQ4 input (INTC)	_	TIC5WS input (MTU2S)	_	_	_
	PDCRH1	PD19 I/O (port)	D19 I/O (data)	IRQ3 input (INTC)	_	POE7 input (POE2)	_	_	_
		PD18 I/O (port)	D18 I/O (data)	IRQ2 input (INTC)	_	POE6 input (POE2)	_	_	_
		PD17 I/O (port)	D17 I/O (data)	IRQ1 input (INTC)	_	POE5 input (POE2)	_	_	_
		PD16 I/O (port)	D16 I/O (data)	IRQ0 input (INTC)	_	POE4 input (POE2)	_	_	_
	PDCRL4	PD15 I/O (port)	D15 I/O (data)	_	TIOC4DS I/O (MTU2S)	_	_	_	_
		PD14 I/O (port)	D14 I/O (data)	_	TIOC4CS I/O (MTU2S)	_	_	_	_
		PD13 I/O (port)	D13 I/O (data)	_	TIOC4BS I/O (MTU2S)	_	_	_	_
		PD12 I/O (port)	D12 I/O (data)	_	TIOC4AS I/O (MTU2S)	_	_	_	_
	PDCRL3	PD11 I/O (port)	D11 I/O (data)	_	TIOC3DS I/O (MTU2S)	_	_	_	_
		PD10 I/O (port)	D10 I/O (data)	_	TIOC3CS I/O (MTU2S)	_	_	_	_
		PD9 I/O (port)	D9 I/O (data)	_	TIOC3BS I/O (MTU2S)	_	_	_	_
		PD8 I/O (port)	D8 I/O (data)	_	TIOC3AS I/O (MTU2S)	_	_	_	_

Table 19.14 Relationships between Register Settings and Pin Functions (Port E)

Port	Setting register	Function 1 PEnMD[2:0] = 000 (Related Module)	Function 2 PEnMD[2:0] = 001 (Related Module)	Function 3 PEnMD[2:0] = 010 (Related Module)	Function 4 PEnMD[2:0] = 011 (Related Module)	Function 5 PEnMD[2:0] = 100 (Related Module)	Function 6 PEnMD[2:0] = 101 (Related Module)	Function 7	Function 8 PEnMD[2:0] = 111 (Related Module)
E	PECRH1	PE16 I/O (port)	_	_	_	_	CS8 output (BSC)	_	_
	PECRL4	PE15 I/O (port)	TIOC4D I/O (MTU2)	DACK1 output (DMAC)	IRQOUT/ REFOUT output (INTC/BSC)	_	CKE output (BSC)	_	_
		PE14 I/O (port)	TIOC4C I/O (MTU2)	DACK0 output (DMAC)	_	_	WE3/DQMUU/ ICIOWR/AH output (BSC)	_	-
		PE13 I/O (port)	TIOC4B I/O (MTU2)	MRES input (system control)	_	_	_	_	-
		PE12 I/O (port)	TIOC4A I/O (MTU2)	_	TxD3 output (SCIF3)	_	_	_	_
	PECRL3	PE11 I/O (port)	TIOC3D I/O (MTU2)	_	RxD3 input (SCIF3)	CTS3 I/O (SCIF3)	_	_	_
		PE10 I/O (port)	TIOC3C I/O (MTU2)	TxD2 output (SCIF2)	_	_	_	_	_
		PE9 I/O (port)	TIOC3B I/O (MTU2)	_	SCK3 I/O (SCIF3)	RTS3 I/O (SCIF3)	_	_	_
		PE8 I/O (port)	TIOC3A I/O (MTU2)	SCK2 I/O (SCIF2)	_	_	_	_	_
	PECRL2	PE7 I/O (port)	TIOC2B I/O (MTU2)	RxD2 input (SCIF2)	BS output (BSC)	_	_	_	UBCTRG output (UBC)
		PE6 I/O (port)	TIOC2A I/O (MTU2)	SCK3 I/O (SCIF3)	_	_	CS7 output (BSC)	_	
		PE5 I/O (port)	TIOC1B I/O (MTU2)	TxD3 output (SCIF3)	_	_	CS6/CE1B output (BSC)	_	
		PE4 I/O (port)	TIOC1A I/O (MTU2)	RxD3 input (SCIF3)	_	_	IOIS16 input (BSC)	_	
	PECRL1	PE3 I/O (port)	TIOC0D I/O (MTU2)	TEND1 output (DMAC)	_	_	_	_	
		PE2 I/O (port)	TIOCOC I/O (MTU2)	DREQ1 input (DMAC)	_	_	_	_	

Port	Setting register	Function 1 PEnMD[2:0] = 000 (Related Module)	Function 2 PEnMD[2:0] = 001 (Related Module)	Function 3 PEnMD[2:0] = 010 (Related Module)	Function 4 PEnMD[2:0] = 011 (Related Module)	Function 5 PEnMD[2:0] = 100 (Related Module)	Function 6 PEnMD[2:0] = 101 (Related Module)	Function 7	Function 8 PEnMD[2:0] = 111 (Related Module)
E	PECRL1	PE1 I/O (port)	TIOC0B I/O (MTU2)	TEND0 output (DMAC)	_	_	_	_	
		PE0 I/O (port)	TIOCOA I/O (MTU2)	DREQ0 input (DMAC)	_	_	_	_	

### 19.3.2 Port F

In port F, the analog input pins of A/D converter and the analog output pins of D/A converter are multiplexed. Pin functions are automatically changed by the settings of the A/D control register in A/D converter and D/A control register in D/A converter. (See section 17, A/D Converter (ADC), and section 18, D/A Converter (DAC).)

**Table 19.15 Switching Functions of Port F** 

			Tunction
A/D converter	D/A converter	PF0/AN0 to PF5/AN5	PF6/AN6/DA0 and PF7/AN7/DA1
Stop	Stop	PF0 to PF5	PF6 and PF7
Stop	Operation	PF0 to PF5	DA0 and DA1
Operation	Stop	AN0 to AN5	AN6 and AN7

Pin Function

Note: Do not use A/D converter and D/A converter at the same time.

# 19.4 Usage Notes

The multiplexed pins listed in tables 19.1 to 19.6 except pins PB2, PB3, PE7, and PF0 to PF7 include weak keepers in their I/O buffers to prevent the pins from floating into intermediate voltage levels. However, note that the voltage retained in the high-impedance state may fluctuate due to noise.

# Section 20 I/O Ports

This LSI has six ports: A to F.

All port pins are multiplexed with other pin functions. The functions of the multiplex pins are selected by means of the pin function controller (PFC).

Each port is provided with data registers for storing the pin data and port registers for reading the states of the pins.

### 20.1 Features

- 1. Total port number: 79 ports (I/O: 69 ports, Output: 10 ports)
- Port A: (I/O: 23 ports)
- Port B: (I/O: 3 ports, Input: 2 ports)
- Port C: (I/O: 2 ports)
- Port D: (I/O: 24 ports)
- Port E: (I/O: 17 ports)
- Port F: (Input: 8 ports)
- 2. The following pins in this LSI have weak keeper circuits that prevent the pins from floating into intermediate voltage levels.
- Port A: PA0 to PA9, PA11 to PA13, and PA16 to PA25
- Port B: PB4, PB5, and PB9
- Port C: PC0 and PC1
- Port D: PD8 to PD31
- Port E: PE0 to PE6 and PE8 to PE16

The I/O pins include weak keeper circuits that fix the input level high or low when the I/O pins are not driven from outside. Generally in the CMOS products, input levels in unused input pins must be fixed by way of external pull-up or pull-down resistors. However, the I/O pins having weak keeper circuits in this LSI can eliminate these outer circuits and reduce parts number of the system. If the pull-up or pull-down resistors become necessary to fix the pin level, use the resistor of  $4.7 \text{ k}\Omega$  or smaller.

- 3. Pin Possessing Pull-up Resistor
- The PE7 pin in this LSI possesses a pull-up resistor



### **20.2** Port A

Port A is an input/output port with the 23 pins shown in figure 20.1.




Figure 20.1 Port A

### **20.2.1** Register Descriptions

Table 20.1 lists the port A registers.

**Table 20.1 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port A data register H	PADRH	R/W	H'3C00	H'FFFE3800	8, 16, 32
Port A data register L	PADRL	R/W	H'xx00	H'FFFE3802	8, 16
Port A port register H	PAPRH	R	H'3xxx	H'FFFE381C	8, 16, 32
Port A port register L	PAPRL	R	H'xxxx	H'FFFE381E	8, 16

### 20.2.2 Port A Data Registers H, L (PADRH, PADRL)

PADRH and PADRL are 16-bit readable/writable registers that store port A data. Bits PA25DR to PA16DR, PA13DR to PA11DR, and PA9DR to PA0DR correspond to pins PA25/CE2B/DACK3/POE8/PINT7 to PA16/WE3/DQMUU/ICIOWR/AH/DREQ2/CKE, PA13/WE1/DQMLU/WE/POE7 to PA11/CS1/POE5, and PA9/TCLKD/IRQ3/FRAME/CKE to PA0/RxD0/PINT0/CS4, respectively.

When a pin function is general output, if a value is written to PADRH or PADRL, that value is output directly from the pin, and if PADRH or PADRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PADRH or PADRL is read, the pin state, not the register value, is returned directly. If a value is written to PADRH or PADRL, although that value is written into PADRH or PADRL, it does not affect the pin state. Table 20.2 summarizes PADRH and PADRL read/write operations.

PADRH and PADRL are initialized to the respective values shown in table 20.1 by a power-on reset. PADRH and PADRL are not initialized by a manual reset or in sleep mode or software standby mode.

#### Port A Data Register H (PADRH) **(1)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	PA25 DR	PA24 DR	PA23 DR	PA22 DR	PA21 DR	PA20 DR	PA19 DR	PA18 DR	PA17 DR	PA16 DR
Initial value:	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W									

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
13 to 10	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
9	PA25DR	0	R/W	See table 20.2
8	PA24DR	0	R/W	_
7	PA23DR	0	R/W	_
6	PA22DR	0	R/W	_
5	PA21DR	0	R/W	_
4	PA20DR	0	R/W	_
3	PA19DR	0	R/W	_
2	PA18DR	0	R/W	_
1	PA17DR	0	R/W	_
0	PA16DR	0	R/W	

# (2) Port A Data Register L (PADRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PA13 DR	PA12 DR	PA11 DR	-	PA9 DR	PA8 DR	PA7 DR	PA6 DR	PA5 DR	PA4 DR	PA3 DR	PA2 DR	PA1 DR	PA0 DR
Initial value:	-	-	0	0	0	-	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R	R/W									

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14	_	_	R	Reserved
				These bits are always read as undefined values. The write value should always be 0.
13	PA13DR	0	R/W	See table 20.2
12	PA12DR	0	R/W	_
11	PA11DR	0	R/W	_
10		_	R	Reserved
				This bit is always read as an undefined value. The write value should always be 0.
9	PA9DR	0	R/W	See table 20.2
8	PA8DR	0	R/W	_
7	PA7DR	0	R/W	_
6	PA6DR	0	R/W	_
5	PA5DR	0	R/W	_
4	PA4DR	0	R/W	
3	PA3DR	0	R/W	
2	PA2DR	0	R/W	_
1	PA1DR	0	R/W	_
0	PA0DR	0	R/W	

# Table 20.2 Port A Data Registers H and L (PADRH and PADRL) Read/Write Operations

PADRH bits 9 to 0 and PADRL bits 13 to 11 and 9 to 0

PAIORH, PAIORL	Pin Function	Read	Write
0	General input	Pin state	Can write to PADRH and PADRL, but it has no effect on pin state
	Other than general input	Pin state	Can write to PADRH and PADRL, but it has no effect on pin state
1	General output	PADRH or PADRL value	Value written is output from pin
	Other than general output	PADRH or PADRL value	Can write to PADRH and PADRL, but it has no effect on pin state

### 20.2.3 Port A Port Registers H, L (PAPRH, PAPRL)

PAPRH and PAPRL are 16-bit read-only registers, in which bits PA25PR to PA16PR, PA13PR to PA11PR, and PA9PR to PA0PR correspond to pins PA25/CE2B/DACK3/POE8/PINT7 to PA16/WE3/DQMUU/ICIOWR/AH/DREQ2/CKE, PA13/WE1/DQMLU/WE/POE7 to PA11/CS1/POE5, and PA9/TCLKD/IRQ3/FRAME/CKE to PA0/RxD0/PINT0/CS4, respectively. PAPRH and PAPRL always return the states of the pins regardless of the PFC setting.

## (1) Port A Port Register H (PAPRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	PA25 PR	PA24 PR	PA23 PR	PA22 PR	PA21 PR	PA20 PR	PA19 PR	PA18 PR	PA17 PR	PA16 PR
Initial value:	0	0	1	1	1	1	PA25	PA24	PA23	PA22	PA21	PA20	PA19	PA18	PA17	PA16
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14		All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
13 to 10	_	All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.
9	PA25PR	Pin state	R	The pin state is returned regardless of the PFC setting.
8	PA24PR	Pin state	R	These bits cannot be modified.
7	PA23PR	Pin state	R	_
6	PA22PR	Pin state	R	_
5	PA21PR	Pin state	R	_
4	PA20PR	Pin state	R	_
3	PA19PR	Pin state	R	_
2	PA18PR	Pin state	R	_
1	PA17PR	Pin state	R	_
0	PA16PR	Pin state	R	
	·	· · · · · · · · · · · · · · · · · · ·		

#### Port A Port Register L (PAPRL) **(2)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	PA13 PR	PA12 PR	PA11 PR	-	PA9 PR	PA8 PR	PA7 PR	PA6 PR	PA5 PR	PA4 PR	PA3 PR	PA2 PR	PA1 PR	PA0 PR
Initial value:	-	-	PA13	PA12	PA11	-	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15, 14	_		R	Reserved
				These bits are always read as undefined values and cannot be modified.
13	PA13PR	Pin state	R	The pin state is returned regardless of the PFC setting.
12	PA12PR	Pin state	R	These bits cannot be modified.
11	PA11PR	Pin state	R	_
10			R	Reserved
				This bit is always read as an undefined value and cannot be modified.
9	PA9PR	Pin state	R	The pin state is returned regardless of the PFC setting.
8	PA8PR	Pin state	R	These bits cannot be modified.
7	PA7PR	Pin state	R	_
6	PA6PR	Pin state	R	_
5	PA5PR	Pin state	R	_
4	PA4PR	Pin state	R	_
3	PA3PR	Pin state	R	_
2	PA2PR	Pin state	R	_
1	PA1PR	Pin state	R	_
0	PA0PR	Pin state	R	

## **20.3** Port B

Port B is an input/output port with the five pins shown in figure 20.2.




Figure 20.2 Port B

## **20.3.1** Register Descriptions

Table 20.3 lists the port B registers.

**Table 20.3 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port B data register	PBDR	R/W	H'0xxx	H'FFFE3882	8, 16
Port B port register	PBPR	R	H'0xxx	H'FFFE389E	8, 16

### 20.3.2 Port B Data Register (PBDR)

PBDR is a 16-bit readable/writable register that stores port B data. Bits PB9DR and PB5DR to PB2DR correspond to pins PB9/IRQ7/A21/ADTRG/POE8 and PB5/IRQ3/POE3/CASL to PB2/IRQ0/POE0/SCL, respectively.

When a pin function is general output, if a value is written to PBDR, that value is output directly from the pin, and if PBDR is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PBDR is read, the pin state, not the register value, is returned directly. If a value is written to PBDR, although that value is written into PBDR, it does not affect the pin state. Table 20.4 summarizes PBDR read/write operations.

PBDR is initialized to the value shown in table 20.3 by a power-on reset. PBDR is not initialized by a manual reset or in sleep mode or software standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	-	-	-	-	-	-	PB9 DR	-	-	-	PB5 DR	PB4 DR	PB3 DR	PB2 DR	-	-	
Initial value:	0	0	0	0	0	0	0	-	-	-	0	0	*	*	-	-	-
R/W:	R	R	R	R	R	R	R/W	R	R	R	R/W	R/W	R	R	R	R	

Note: \* Depends on the external pin state.

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PB9DR	0	R/W	See table 20.4
8 to 6			R	Reserved
				These bits are always read as undefined values. The write value should always be 0.
5	PB5DR	0	R/W	See table 20.4
4	PB4DR	0	R/W	_
3	PB3DR	Pin state	R	_
2	PB2DR	Pin state	R	_
1, 0	_		R	Reserved
				These bits are always read as undefined values. The write value should always be 0.

# **Table 20.4 Port B Data Register (PBDR) Read/Write Operations**

• PBDR bits 9, 5, and 4


PBIOR	Pin Function	Read	Write
0	General input	Pin state	Can write to PBDR, but it has no effect on pin state
	Other than general input	Pin state	Can write to PBDR, but it has no effect on pin state
1	General output	PBDR value	Value written is output from pin
	Other than general output	PBDR value	Can write to PBDR, but it has no effect on pin state

## • PBDR bits 3 and 2

Pin Function	Read	Write
General input	Pin state	Disabled
Other than general input	Pin state	Disabled

#### **Port B Port Register (PBPR)** 20.3.3

PBPR is a 16-bit read-only register, in which bits PB9PR, PB5PR to PB2PR correspond to pins PB9/IRQ7/A21/ADTRG and PB5/IRQ3/POE3/CASL to PB2/IRQ0/POE0/SCL, respectively. PBPR always returns the states of the pins regardless of the PFC setting.



Bit	Bit Name	Initial Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
9	PB9PR	Pin state	R	The pin state is returned regardless of the PFC setting. These bits cannot be modified.
8 to 6			R	Reserved
				These bits are always read as undefined values and cannot be modified.
5	PB5PR	Pin state	R	The pin state is returned regardless of the PFC setting.  These bits cannot be modified.
4	PB4PR	Pin state	R	
3	PB3PR	Pin state	R	
2	PB2PR	Pin state	R	_
1, 0	_		R	Reserved
				These bits are always read as undefined values and cannot be modified.

## **20.4** Port C

Port C is an input/output port with the two pins shown in figure 20.3.




Figure 20.3 Port C

## **20.4.1** Register Descriptions

Table 20.5 lists the port C registers.

**Table 20.5 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port C data register L	PCDRL	R/W	H'xxxx	H'FFFE3902	8, 16
Port C port register L	PCPRL	R	H'xxxx	H'FFFE391E	8, 16

#### 20.4.2 Port C Data Register L (PCDRL)

PCDRL is a 16-bit readable/writable register that stores port C data. Bits PC1DR and PC0DR correspond to pins PC1/A1 and PC0/A0, respectively.

When a pin function is general output, if a value is written to PCDRL, that value is output directly from the pin, and if PCDRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PCDRL is read, the pin state, not the register value, is returned directly. If a value is written to PCDRL, although that value is written into PCDRL, it does not affect the pin state. Table 20.6 summarizes PCDRL read/write operations.

PCDRL is initialized to the value shown in table 20.5 by a power-on reset. PCDRL is not initialized by a manual reset or in sleep mode or software standby mode.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PC1 DR	PC0 DR
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 2	_	_	R	Reserved
				These bits are always read as undefined values. The write value should always be 0.
1	PC1DR	0	R/W	See table 20.6
0	PC0DR	0	R/W	

## Table 20.6 Port C Data Register L (PCDRL) Read/Write Operations

## • PCDRL bits 1 and 0

PCIORL	Pin Function	Read	Write
0	General input	Pin state	Can write to PCDRL, but it has no effect on pin state
	Other than general input	Pin state	Can write to PCDRL, but it has no effect on pin state
1	General output	PCDRL value	Value written is output from pin
	Other than general output	PCDRL value	Can write to PCDRL, but it has no effect on pin state

## 20.4.3 Port C Port Register L (PCPRL)

PCPRL is a 16-bit read-only register, in which bits PC1PR and PC0PR correspond to pins PC1/A1 and PC0/A0, respectively. PCPRL always returns the states of the pins regardless of the PFC setting.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PC1 PR	PC0 PR
Initial value:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 2	_	_	R	Reserved
				These bits are always read as undefined values and cannot be modified.
1	PC1PR	Pin state	R	The pin state is returned regardless of the PFC setting.
0	PC0PR	Pin state	R	These bits cannot be modified.

## **20.5** Port D

Port D is an input/output port with the 24 pins shown in figure 20.4.




Figure 20.4 Port D

## 20.5.1 Register Descriptions

Table 20.7 lists the port D registers.

Table 20.7 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port D data register H	PDDRH	R/W	H'0000	H'FFFE3980	8, 16, 32
Port D data register L	PDDRL	R/W	H'00xx	H'FFFE3982	8, 16
Port D port register H	PDPRH	R	H'xxxx	H'FFFE399C	8, 16, 32
Port D port register L	PDPRL	R	H'xxxx	H'FFFE399E	8, 16

## 20.5.2 Port D Data Registers H, L (PDDRH, PDDRL)

PDDRH and PDDRL are 16-bit readable/writable registers that store port D data. Bits PD31DR to PD8DR correspond to pins PD31/D31/ADTRG/TIOC3AS to PD8/D8/TIOC3AS, respectively.

When a pin function is general output, if a value is written to PDDRH or PDDRL, that value is output directly from the pin, and if PDDRH or PDDRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PDDRH or PDDRL is read, the pin state, not the register value, is returned directly. If a value is written to PDDRH or PDDRL, although that value is written into PDDRH or PDDRL, it does not affect the pin state. Table 20.8 summarizes PDDRH and PDDRL read/write operations.

PDDRH and PDDRL are initialized to the respective values shown in table 20.7 by a power-on reset. PDDRH and PDDRL are not initialized by a manual reset or in sleep mode or software standby mode.

#### Port D Data Register H (PDDRH) **(1)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD31 DR	PD30 DR	PD29 DR	PD28 DR	PD27 DR	PD26 DR	PD25 DR	PD24 DR	PD23 DR	PD22 DR	PD21 DR	PD20 DR	PD19 DR	PD18 DR	PD17 DR	PD16 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PD31DR	0	R/W	See table 20.8
14	PD30DR	0	R/W	
13	PD29DR	0	R/W	
12	PD28DR	0	R/W	
11	PD27DR	0	R/W	<del>_</del>
10	PD26DR	0	R/W	<del>_</del>
9	PD25DR	0	R/W	<del>_</del>
8	PD24DR	0	R/W	
7	PD23DR	0	R/W	<del>_</del>
6	PD22DR	0	R/W	<del>_</del>
5	PD21DR	0	R/W	<del>_</del>
4	PD20DR	0	R/W	<del>_</del>
3	PD19DR	0	R/W	<del>_</del>
2	PD18DR	0	R/W	<del>_</del>
1	PD17DR	0	R/W	
0	PD16DR	0	R/W	

# (2) Port D Data Register L (PDDRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 DR	PD14 DR	PD13 DR	PD12 DR	PD11 DR	PD10 DR	PD9 DR	PD8 DR	-	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	PD15DR	0	R/W	See table 20.8
14	PD14DR	0	R/W	<del>-</del>
13	PD13DR	0	R/W	<del>_</del>
12	PD12DR	0	R/W	<del>-</del>
11	PD11DR	0	R/W	<del>-</del>
10	PD10DR	0	R/W	<del>-</del>
9	PD9DR	0	R/W	<del>-</del>
8	PD8DR	0	R/W	<del>-</del>
7 to 0	_		R	Reserved
				These bits are always read as undefined values. The write value should always be 0.

## Table 20.8 Port D Data Registers H and L (PDDRH and PDDRL) Read/Write Operations

• PDDRH bits 15 to 0 and PDDRL bits 15 to 8

PDIORH, PDIORL	Pin Function	Read	Write
0	General input	Pin state	Can write to PDDRH or PDDRL, but it has no effect on pin state
	Other than general input	Pin state	Can write to PDDRH or PDDRL, but it has no effect on pin state
1	General output	PDDRH or PDDRL value	Value written is output from pin
	Other than general output	PDDRH or PDDRL value	Can write to PDDRH or PDDRL, but it has no effect on pin state

## 20.5.3 Port D Port Registers H, L (PDPRH, PDPRL)

PDPRH and PDPRL are 16-bit read-only registers, in which bits PD31PR to PD8PR correspond to pins PD31/D31/ADTRG/TIOC3AS to PD8/D8/TIOC3AS, respectively. PDPRH and PDPRL always return the states of the pins regardless of the PFC setting.

## (1) Port D Port Register H (PDPRH)

Initial

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD31 PR	PD30 PR	PD29 PR	PD28 PR	PD27 PR	PD26 PR	PD25 PR	PD24 PR	PD23 PR	PD22 PR	PD21 PR	PD20 PR	PD19 PR	PD18 PR	PD17 PR	PD16 PR
Initial value:	PD31	PD30	PD29	PD28	PD27	PD26	PD25	PD24	PD23	PD22	PD21	PD20	PD19	PD18	PD17	PD16
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

D:4	Dit Name	Initial	D/M	Deceription
Bit	Bit Name	Value	R/W	Description
15	PD31PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PD30PR	Pin state	R	These bits cannot be modified.
13	PD29PR	Pin state	R	_
12	PD28PR	Pin state	R	_
11	PD27PR	Pin state	R	_
10	PD26PR	Pin state	R	_
9	PD25PR	Pin state	R	_
8	PD24PR	Pin state	R	_
7	PD23PR	Pin state	R	_
6	PD22PR	Pin state	R	_
5	PD21PR	Pin state	R	_
4	PD20PR	Pin state	R	_
3	PD19PR	Pin state	R	_
2	PD18PR	Pin state	R	_
1	PD17PR	Pin state	R	_
0	PD16PR	Pin state	R	

# (2) Port D Port Register L (PDPRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 PR	PD14 PR	PD13 PR	PD12 PR	PD11 PR	PD10 PR	PD9 PR	PD8 PR	-	-	-	-	-	-	-	-
Initial value:	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	-	-	-	-	-	-	-	-
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	PD15PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PD14PR	Pin state	R	These bits cannot be modified.
13	PD13PR	Pin state	R	
12	PD12PR	Pin state	R	
11	PD11PR	Pin state	R	
10	PD10PR	Pin state	R	
9	PD9PR	Pin state	R	
8	PD8PR	Pin state	R	
7 to 0			R	Reserved
				These bits are always read as undefined values and cannot be modified.

## **20.6** Port E

Port E is an input/output port with the 17 pins shown in figure 20.5.




Figure 20.5 Port E

## **20.6.1** Register Descriptions

Table 20.9 lists the port E registers.

**Table 20.9 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port E data register H	PEDRH	R/W	H'003E	H'FFFE3A00	8, 16, 32
Port E data register L	PEDRL	R/W	H'0000	H'FFFE3A02	8, 16
Port E port register H	PEPRH	R	H'003x	H'FFFE3A1C	8, 16, 32
Port E port register L	PEPRL	R	H'xxxx	H'FFFE3A1E	8, 16

## 20.6.2 Port E Data Registers H, L (PEDRH, PEDRL)

PEDRH and PEDRL are 16-bit readable/writable registers that store port E data. Bits PE16DR to PE0DR correspond to pins PE16/ $\overline{\text{CS8}}$  to PE0/TIOC0A/DREQ0, respectively.

When a pin function is general output, if a value is written to PEDRH or PEDRL, that value is output directly from the pin, and if PEDRH or PEDRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PEDRH or PEDRL is read, the pin state, not the register value, is returned directly. If a value is written to PEDRH or PEDRL, although that value is written into PEDRH or PEDRL, it does not affect the pin state. Table 20.10 summarizes PEDRH and PEDRL read/write operations.

PEDRH and PEDRL are initialized to the respective values shown in table 20.9 by a power-on reset. PEDRH and PEDRL are not initialized by a manual reset or in sleep mode or software standby mode.

## (1) Port E Data Register H (PEDRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PE16 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 6	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
5 to 1		All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
0	PE16DR	0	R/W	See table 20.10

#### Port E Data Register L (PEDRL) **(2)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PE15 DR	PE14 DR	PE13 DR	PE12 DR	PE11 DR	PE10 DR	PE9 DR	PE8 DR	PE7 DR	PE6 DR	PE5 DR	PE4 DR	PE3 DR	PE2 DR	PE1 DR	PE0 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PE15DR	0	R/W	See table 20.10
14	PE14DR	0	R/W	_
13	PE13DR	0	R/W	<del>_</del>
12	PE12DR	0	R/W	
11	PE11DR	0	R/W	
10	PE10DR	0	R/W	
9	PE9DR	0	R/W	
8	PE8DR	0	R/W	
7	PE7DR	0	R/W	
6	PE6DR	0	R/W	
5	PE5DR	0	R/W	
4	PE4DR	0	R/W	
3	PE3DR	0	R/W	
2	PE2DR	0	R/W	_
1	PE1DR	0	R/W	
0	PE0DR	0	R/W	

## Table 20.10 Port E Data Registers H and L (PEDRH and PEDRL) Read/Write Operations

PEDRH bit 0 and PEDRL bits 15 to 0

PEIORH, PEIORL	Pin Function	Read	Write
0	General input	Pin state	Can write to PEDRH and PEDRL, but it has no effect on pin state
	Other than general input	Pin state	Can write to PEDRH and PEDRL, but it has no effect on pin state
1	General output	PEDRH or PEDRL value	Value written is output from pin
	Other than general output	PEDRH or PEDRL value	Can write to PEDRH and PEDRL, but it has no effect on pin state

## 20.6.3 Port E Port Registers H, L (PEPRH, PEPRL)

PEPRH and PEPRL are 16-bit read-only registers, in which bits PE16PR to PE0PR correspond to pins PE16/CS8 to PE0/TIOC0A/DREQ0, respectively. PEPRH and PEPRL always return the states of the pins regardless of the PFC setting.

## (1) Port E Port Register H (PEPRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PE16 PR
Initial value:	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	PE16
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 6	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
5 to 1		All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.
0	PE16PR	Pin state	R	The pin state is returned regardless of the PFC setting. These bits cannot be modified.

#### **Port E Port Register L (PEPRL) (2)**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PE15 PR	PE14 PR	PE13 PR	PE12 PR	PE11 PR	PE10 PR	PE9 PR	PE8 PR	PE7 PR	PE6 PR	PE5 PR	PE4 PR	PE3 PR	PE2 PR	PE1 PR	PE0 PR
Initial value:	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

D:4	D'A Nove	Initial	D 04/	Barantata a
Bit	Bit Name	Value	R/W	Description
15	PE15PR	Pin state	R	The pin state is returned regardless of the PFC setting.
14	PE14PR	Pin state	R	These bits cannot be modified.
13	PE13PR	Pin state	R	
12	PE12PR	Pin state	R	
11	PE11PR	Pin state	R	_
10	PE10PR	Pin state	R	_
9	PE9PR	Pin state	R	_
8	PE8PR	Pin state	R	_
7	PE7PR	Pin state	R	_
6	PE6PR	Pin state	R	_
5	PE5PR	Pin state	R	_
4	PE4PR	Pin state	R	_
3	PE3PR	Pin state	R	_
2	PE2PR	Pin state	R	<del>-</del>
1	PE1PR	Pin state	R	_
0	PE0PR	Pin state	R	_

## **20.7** Port F

Port F is an input/output port with the eight pins shown in figure 20.6.




Figure 20.6 Port F

## 20.7.1 Register Descriptions

Table 20.11 lists the port F register.

**Table 20.11 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port F data register	PFDR	R	H'00xx	H'FFFE3A82	8, 16

#### Port F Data Register (PFDR) 20.7.2

PFDR is a 16-bit read-only register that stores port F data. Bits PF7DR to PF0DR correspond to pins PF7/AN7/DA1 to PF0/AN0, respectively. The general input function of pins PF7 to PF0 is enabled only when the A/D converter and D/A converter are halted.

Even if a value is written to PFDR, that value is not written into PFDR, and it does not affect the pin state. If PFDR is read, the pin state, not the register value, is returned directly. However, PFDR should not be read when the A/D converter and D/A converter are operating. Table 20.12 summarizes PFDR read/write operations.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	PF7 DR	PF6 DR	PF5 DR	PF4 DR	PF3 DR	PF2 DR	PF1 DR	PF0 DR
Initial value:	0	0	0	0	0	0	0	0	*	*	*	*	*	*	*	*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Note: \* Depends on the external pin state.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
7	PF7DR	Pin state	R	See table 20.12
6	PF6DR	Pin state	R	_
5	PF5DR	Pin state	R	_
4	PF4DR	Pin state	R	_
3	PF3DR	Pin state	R	_
2	PF2DR	Pin state	R	_
1	PF1DR	Pin state	R	_
0	PF0DR	Pin state	R	

# **Table 20.12 Port F Data Register (PFDR) Read/Write Operations**

• PFDR bits 7 to 0

Pin Function	Read	Write
General input	Pin state	Ignored (no effect on pin state)
ANn input/DAn output	Prohibited	Ignored (no effect on pin state)

## [Legend]

n = 7 to 0. However, only pins DA0 and DA1 are available for DA output.

#### 20.8 **Usage Notes**

When the PFC selects the following pin functions, the pin state cannot be read by accessing data registers or port registers.

- A25 to A21, A1, and A0 (address bus)
- D31 to D8 (data bus)
- $\overline{\mathsf{BS}}$
- $\overline{\text{CS8}}$ ,  $\overline{\text{CS7}}$ ,  $\overline{\text{CS4}}$  to  $\overline{\text{CS1}}$ ,  $\overline{\text{CS5}}/\overline{\text{CE1A}}$ ,  $\overline{\text{CS6}}/\overline{\text{CE1B}}$ ,  $\overline{\text{CE2A}}$ , and  $\overline{\text{CE2B}}$
- $RD/\overline{WR}$
- WE3/DQMUU/ICIOWR/AH, WE2/DQMUL/ICIORD, WE1/DQMLU/WE, and WE0/DQMLL
- RASU, RASL, CASU, and CASL
- **CKE**
- **FRAME**
- WAIT
- **BREQ**
- **BACK**
- **IOIS16**
- **MRES**



# Section 21 On-Chip RAM

This LSI has an on-chip RAM module which can be used to store instructions or data.

On-chip RAM operation and write access to the RAM can be enabled or disabled through the RAM enable bits and RAM write enable bits.

### 21.1 Features

## Pages

The on-chip RAM is divided into four pages (pages 0 to 3).

## Memory map

The on-chip RAM is located in the address spaces shown in table 21.1.

**Table 21.1 On-Chip RAM Address Spaces** 

Page	Address
Page 0	H'FFF80000 to H'FFF87FFF
Page 1	H'FFF88000 to H'FFF8FFFF
Page 2	H'FFF90000 to H'FFF97FFF
Page 3	H'FFF98000 to H'FFF9FFF

#### Ports

Each page has two independent read and write ports and is connected to the internal bus (I bus), CPU instruction fetch bus (F bus), and CPU memory access bus (M bus). (Note that the F bus is connected only to the read ports.)

The F bus and M bus are used for access by the CPU, and the I bus is used for access by the DMAC.

## Priority

When the same page is accessed from different buses simultaneously, the access is processed according to the priority. The priority is I bus > M bus > F bus.

## 21.2 Usage Notes

## 21.2.1 Page Conflict

When the same page is accessed from different buses simultaneously, a conflict on the page occurs. Although each access is completed correctly, this kind of conflict degrades the memory access speed. Therefore, it is advisable to provide software measures to prevent such conflicts as far as possible. For example, no conflict will arise if different pages are accessed by each bus.

#### 21.2.2 RAME and RAMWE Bits

Before disabling memory operation or write access through the RAME or RAMWE bit, be sure to read from any address and then write to the same address in each page; otherwise, the last written data in each page may not be actually written to the RAM.

```
// For page 0
 MOV.L
        #H'FFF80000,R0
        @R0,R1
 MOV.L
        R1,@R0
 MOV.L
// For page 1
 MOV.L
        #H'FFF88000,R0
 MOV.L
        @R0,R1
 MOV.L
        R1,@R0
// For page 2
 MOV.L
       #H'FFF90000,R0
        @R0,R1
 MOV.L
 MOV.L
        R1,@R0
// For page 3
        #H'FFF98000,R0
 MOV.L
 MOV.L
        @R0,R1
 MOV.L
         R1,@R0
```

Figure 21.1 Examples of Read/Write before Disabling RAM

# Section 22 Power-Down Modes

In power-down modes, operation of some of the internal peripheral modules and of the CPU stops. This leads to reduced power consumption. These modes are canceled by a reset or interrupt.

## 22.1 Features

#### 22.1.1 Power-Down Modes

This LSI has the following power-down modes and function:

- 1. Sleep mode
- 2. Software standby mode
- 3. Module standby function

Table 22.1 shows the transition conditions for entering the modes from the program execution state, as well as the CPU and peripheral module states in each mode and the procedures for canceling each mode.

**Table 22.1 States of Power-Down Modes** 

					State*			_
Power-Down Mode	Transition Conditions	CPG			On-Chip On-Chip Peripheral Memory Modules		External Memory	Canceling Procedure
Sleep mode	Execute SLEEP instruction with STBY bit cleared to 0 in STBCR	Runs	Halts	Held	Runs	Runs	Auto- refreshing	<ul><li>Interrupt</li><li>Manual reset</li><li>Power-on reset</li><li>DMA address error</li></ul>
Software standby mode	Execute SLEEP instruction with STBY bit set to 1 in STBCR	Halts	Halts	Held	Halts (contents are held)	Halts	Self- refreshing	<ul><li>NMI interrupt</li><li>IRQ interrupt</li><li>Manual reset</li><li>Power-on reset</li></ul>
Module standby function	Set the MSTP bits in STBCR2, STBCR3, and STBCR4 to 1	Runs	Runs	Held	Specified module halts (contents are held)	Specified module halts	Auto- refreshing	<ul> <li>Clear MSTP bit to 0</li> <li>Power-on reset (only for H-UDI, UBC, and DMAC)</li> </ul>

The pin state is retained or set to high impedance. For details, see appendix A, Pin Note: States.



# 22.2 Register Descriptions

The following registers are used in power-down modes.

**Table 22.2 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Standby control register	STBCR	R/W	H'00	H'FFFE0014	8
Standby control register 2	STBCR2	R/W	H'00	H'FFFE0018	8
Standby control register 3	STBCR3	R/W	H'7E	H'FFFE0408	8
Standby control register 4	STBCR4	R/W	H'F4	H'FFFE040C	8
System control register 1	SYSCR1	R/W	H'FF	H'FFFE0402	8
System control register 2	SYSCR2	R/W	H'FF	H'FFFE0404	8

## 22.2.1 Standby Control Register (STBCR)


STBCR is an 8-bit readable/writable register that specifies the state of the power-down mode. This register is initialized to H'00 by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.

Bit:	7	6	5	4	3	2	1	0
	STBY	-	-	-	-	-	-	-
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	STBY	0	R/W	Software Standby
				Specifies transition to software standby mode.
				<ol><li>Executing SLEEP instruction puts chip into sleep mode.</li></ol>
				<ol> <li>Executing SLEEP instruction puts chip into software standby mode.</li> </ol>
6 to 0	<del></del>	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

## 22.2.2 Standby Control Register 2 (STBCR2)


STBCR2 is an 8-bit readable/writable register that controls the operation of modules in power-down modes. STBCR2 is initialized to H'00 by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.



Bit	Bit Name	Initial Value	R/W	Description
7	MSTP10	0	R/W	Module Stop 10
				When the MSTP10 bit is set to 1, the supply of the clock to the H-UDI is halted.
				0: H-UDI runs.
				1: Clock supply to H-UDI halted.
6	MSTP9	0	R/W	Module Stop 9
				When the MSTP9 bit is set to 1, the supply of the clock to the UBC is halted.
				0: UBC runs.
				1: Clock supply to UBC halted.
5	MSTP8	0	R/W	Module Stop 8
				When the MSTP8 bit is set to 1, the supply of the clock to the DMAC is halted.
				0: DMAC runs.
				1: Clock supply to DMAC halted.
4 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

## 22.2.3 Standby Control Register 3 (STBCR3)

STBCR3 is an 8-bit readable/writable register that controls the operation of modules in power-down modes. STBCR3 is initialized to H'7E by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.



Bit	Bit Name	Initial Value	R/W	Description
7	HIZ	0	R/W	Port High Impedance
				Selects whether the state of a specified pin is retained or the pin is placed in the high-impedance state in software standby mode. See appendix A, Pin States to determine the pin to which this control is applied.
				Do not set this bit when the TME bit of WTSCR of the WDT is 1. When setting the output pin to the high-impedance state, set the HIZ bit with the TME bit being 0.
				0: The pin state is held in software standby mode.
				<ol> <li>The pin state is set to the high-impedance state in software standby mode.</li> </ol>
6	MSTP36	1	R/W	Module Stop 36
				When the MSTP36 bit is set to 1, the supply of the clock to the MTU2S is halted.
				0: MTU2S runs.
				1: Clock supply to MTU2S halted.
5	MSTP35	1	R/W	Module Stop 35
				When the MSTP35 bit is set to 1, the supply of the clock to the MTU2 is halted.
				0: MTU2 runs.
				1: Clock supply to MTU2 halted.

		Initial		
Bit	Bit Name	Value	R/W	Description
4	MSTP34	1	R/W	Module Stop 34
				When the MSTP34 bit is set to 1, the supply of the clock to the POE2 is halted.
				0: POE2 runs.
				1: Clock supply to POE2 halted.
3	MSTP33	1	R/W	Module Stop 33
				When the MSTP33 bit is set to 1, the supply of the clock to the IIC3 is halted.
				0: IIC3 runs.
				1: Clock supply to IIC3 halted.
2	MSTP32	1	R/W	Module Stop 32
				When the MSTP32 bit is set to 1, the supply of the clock to the ADC is halted.
				0: ADC runs.
				1: Clock supply to ADC halted.
1	MSTP31	1	R/W	Module Stop 31
				When the MSTP31 bit is set to 1, the supply of the clock to the DAC is halted.
				0: DAC runs.
				1: Clock supply to DAC halted.
0	<del></del>	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.



## 22.2.4 Standby Control Register 4 (STBCR4)

STBCR4 is an 8-bit readable/writable register that controls the operation of modules in power-down modes. STBCR4 is initialized to H'F4 by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.

Bit:	7	6	5	4	3	2	1	0
	MSTP 47	MSTP 46	MSTP 45	MSTP 44	-	MSTP 42	-	-
Initial value:	1	1	1	1	0	1	0	0
R/W:	R/W	R/W	R/W	R/W	R	R/W	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
7	MSTP47	1	R/W	Module Stop 47
				When the MSTP47 bit is set to 1, the supply of the clock to the SCIF0 is halted.
				0: SCIF0 runs.
				1: Clock supply to SCIF0 halted.
6	MSTP46	1	R/W	Module Stop 46
				When the MSTP46 bit is set to 1, the supply of the clock to the SCIF1 is halted.
				0: SCIF1 runs.
				1: Clock supply to SCIF1 halted.
5	MSTP45	1	R/W	Module Stop 45
				When the MSTP45 bit is set to 1, the supply of the clock to the SCIF2 is halted.
				0: SCIF2 runs.
				1: Clock supply to SCIF2 halted.
4	MSTP44	1	R/W	Module Stop 44
				When the MSTP44 bit is set to 1, the supply of the clock to the SCIF3 is halted.
				0: SCIF3 runs.
				1: Clock supply to SCIF3 halted.

Bit	Bit Name	Initial Value	R/W	Description
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	MSTP42	1	R/W	Module Stop 42
				When the MSTP42 bit is set to 1, the supply of the clock to the CMT is halted.
				0: CMT runs.
				1: Clock supply to CMT halted.
1, 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

## 22.2.5 System Control Register 1 (SYSCR1)

SYSCR1 is an 8-bit readable/writable register that enables or disables access to the on-chip RAM. SYSCR1 is initialized to H'FF by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.

When an RAME bit is set to 1, the corresponding on-chip RAM area is enabled. When an RAME bit is cleared to 0, the corresponding on-chip RAM area cannot be accessed. In this case, an undefined value is returned when reading data or fetching an instruction from the on-chip RAM, and writing to the on-chip RAM is ignored. The initial value of an RAME bit is 1.

Note that when clearing the RAME bit to 0 to disable the on-chip RAM, be sure to execute an instruction to read from or write to the same arbitrary address in each page before setting the RAME bit. If such an instruction is not executed, the data last written to each page may not be written to the on-chip RAM. Furthermore, an instruction to access the on-chip RAM should not be located immediately after the instruction to write to SYSCR1. If an on-chip RAM access instruction is set, normal access is not guaranteed.

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	RAME3	RAME2	RAME1	RAME0
Initial value:	1	1	1	1	1	1	1	1
R/W:	R	R	R	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	RAME3	1	R/W	RAM Enable 3 (corresponding RAM addresses: Page 3 in on-chip RAM*)
				0: On-chip RAM disabled
				1: On-chip RAM enabled
2	RAME2	1	R/W	RAM Enable 2 (corresponding RAM addresses: Page 2 in on-chip RAM*)
				0: On-chip RAM disabled
				1: On-chip RAM enabled



Bit	Bit Name	Initial Value	R/W	Description
1	RAME1	1	R/W	RAM Enable 1 (corresponding RAM addresses: Page 1 in on-chip RAM*)
				0: On-chip RAM disabled
				1: On-chip RAM enabled
0	RAME0	1	R/W	RAM Enable 0 (corresponding RAM addresses: Page 0 in on-chip RAM*)
				0: On-chip RAM disabled
				1: On-chip RAM enabled

Note: \* For specific address for each page, see section 21, On-Chip RAM.

## 22.2.6 System Control Register 2 (SYSCR2)

SYSCR2 is an 8-bit readable/writable register that enables or disables write to the on-chip RAM. SYSCR2 is initialized to H'FF by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is valid.

When an RAMWE bit is set to 1, the corresponding on-chip RAM area is enabled. When an RAMWE bit is cleared to 0, the corresponding on-chip RAM area cannot be written to. In this case, writing to the on-chip RAM is ignored. The initial value of an RAMWE bit is 1.

Note that when clearing the RAME bit to 0 to disable the on-chip RAM, be sure to execute an instruction to read from or write to the same arbitrary address in each page before setting the RAMWE bit. If such an instruction is not executed, the data last written to each page may not be written to the on-chip RAM. Furthermore, an instruction to access the on-chip RAM should not be located immediately after the instruction to write to SYSCR2. If an on-chip RAM access instruction is set, normal access is not guaranteed.

Bit:	7	6	5	4	3	2	1	0	
	-	-	-	-	RAM WE3	RAM WE2	RAM WE1	RAM WE0	
Initial value:	1	1	1	1	1	1	1	1	
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7 to 4		All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.
3	RAMWE3	1	R/W	RAM Write Enable 3 (corresponding RAM addresses: Page 3 in on-chip RAM*)
				0: On-chip RAM write disabled
				1: On-chip RAM write enabled
2	RAMWE2	1	R/W	RAM Write Enable 2 (corresponding RAM addresses: Page 2 in on-chip RAM*)
				0: On-chip RAM write disabled
				1: On-chip RAM write enabled

Bit	Bit Name	Initial Value	R/W	Description
1	RAMWE1	1	R/W	RAM Write Enable 1 (corresponding RAM addresses: Page 1 in on-chip RAM*)
				0: On-chip RAM write disabled
				1: On-chip RAM write enabled
0	RAMWE0	1	R/W	RAM Write Enable 0 (corresponding RAM addresses: Page 0 in on-chip RAM*)
				0: On-chip RAM write disabled
				1: On-chip RAM write enabled

Note: \* For specific address for each page, see section 21, On-Chip RAM.

## 22.3 Operation

## 22.3.1 Sleep Mode

## (1) Transition to Sleep Mode

Executing the SLEEP instruction when the STBY bit in STBCR is 0 causes a transition from the program execution state to sleep mode. Although the CPU halts immediately after executing the SLEEP instruction, the contents of its internal registers remain unchanged. The on-chip modules continue to run in sleep mode. Clock pulses continue to be output on the CKIO pin in clock mode 2.

## (2) Canceling Sleep Mode

Sleep mode is canceled by an interrupt (NMI, IRQ, and on-chip peripheral module), DMA address error, or reset (manual reset or power-on reset).

- Canceling with an interrupt
  - When an NMI, IRQ, or on-chip peripheral module interrupt occurs, sleep mode is canceled and interrupt exception handling is executed. When the priority level of the generated interrupt is equal to or lower than the interrupt mask level that is set in the status register (SR) of the CPU, or the interrupt by the on-chip peripheral module is disabled on the module side, the interrupt request is not accepted and sleep mode is not canceled.
- Canceling with a DMA address error
   When a DMA address error occurs, sleep mode is canceled and DMA address error exception handling is executed.
- Canceling with a reset
   Sleep mode is canceled by a power-on reset or a manual reset.

## 22.3.2 Software Standby Mode

## (1) Transition to Software Standby Mode

The LSI switches from a program execution state to software standby mode by executing the SLEEP instruction when the STBY bit in STBCR is 1. In software standby mode, not only the CPU but also the clock and on-chip peripheral modules halt. The clock output from the CKIO pin also halts in clock mode 2.



The contents of the CPU remain unchanged. Some registers of on-chip peripheral modules are, however, initialized. Regarding the states of on-chip peripheral module registers in software standby mode, see section 24.3, Register States in Each Operating Mode.

The CPU takes one cycle to finish writing to STBCR, and then executes processing for the next instruction. However, it takes one or more cycles to actually write. Therefore, execute a SLEEP instruction after reading STBCR to have the values written to STBCR by the CPU to be definitely reflected in the SLEEP instruction.

The procedure for switching to software standby mode is as follows:

- 1. Clear the TME bit in the WDT's timer control register (WTCSR) to 0 to stop the WDT.
- 2. Set the WDT's timer counter (WTCNT) to 0 and the CKS[2:0] bits in WTCSR to appropriate values to secure the specified oscillation settling time.
- 3. After setting the STBY bit in STBCR to 1, read STBCR. Then, execute a SLEEP instruction.

## (2) Canceling Software Standby Mode

Software standby mode is canceled by interrupts (NMI or IRQ) or a reset (manual reset or power-on reset). The CKIO pin starts outputting the clock in clock mode 2.

## Canceling with an interrupt

When the falling edge or rising edge of the NMI pin (selected by the NMI edge select bit (NMIE) in interrupt control register 0 (ICR0) of the interrupt controller (INTC)) or the falling edge or rising edge of an IRQ pin (IRQ7 to IRQ0) (selected by the IRQn sense select bits (IRQn1S and IRQn0S) in interrupt control register 1 (ICR1) of the interrupt controller (INTC)) is detected, clock oscillation is started. This clock pulse is supplied only to the oscillation settling counter (WDT) used to count the oscillation settling time.

After the elapse of the time set in the clock select bits (CKS[2:0]) in the watchdog timer control/status register (WTCSR) of the WDT before the transition to software standby mode, the WDT overflow occurs. Since this overflow indicates that the clock has been stabilized, the clock pulse will be supplied to the entire chip after this overflow. Software standby mode is thus cleared and NMI interrupt exception handling (IRQ interrupt exception handling in the case of IRQ) starts. However, if the priority level of IRQ interrupt is lower than the interrupt mask level set in the status register (SR) of the CPU, the interrupt request is not accepted and thus the software standby mode is not released.

When canceling software standby mode by the NMI interrupt or IRQ interrupt, set the CKS[2:0] bits so that the WDT overflow period will be equal to or longer than the oscillation settling time.



The clock output phase of the CKIO pin may be unstable immediately after detecting an interrupt and until software standby mode is canceled. When software standby mode is canceled by the falling edge of the NMI pin, the NMI pin should be high when the CPU enters software standby mode (when the clock pulse stops) and should be low when the CPU returns from software standby mode (when the clock is initiated after the oscillation settling). When software standby mode is canceled by the rising edge of the NMI pin, the NMI pin should be low when the CPU enters software standby mode (when the clock pulse stops) and should be high when the CPU returns from software standby mode (when the clock is initiated after the oscillation settling) (This is the same with the IRQ pin.)

## • Canceling with a reset

When the  $\overline{RES}$  pin is driven low, software standby mode is released and this LSI enters the power-on reset state. And if the  $\overline{RES}$  pin is driven high after that, the power-on reset exception handling starts.

When the MRES pin is driven low followed by being driven high, software standby mode is released the manual reset exception handling starts on the condition that the frequency ratio of the internal clock ( $I\phi$ ) to the peripheral clock ( $P\phi$ ) is 6:1, 8:1, or 12:1. If the ratio is either 1:1, 2:1, 3:1, or 4:1, the manual reset exception handling is not generated and the instruction next to the SLEEP instruction is executed. To generate the manual reset exception handling, set the frequency ratio of ( $I\phi$ ) to ( $P\phi$ ) to 6:1, 8:1, or 12:1 before transferring to software standby mode.

Keep the  $\overline{RES}$  or  $\overline{MRES}$  pin low until the clock oscillation settles.



#### **22.3.3** Software Standby Mode Application Example

This example describes a transition to software standby mode on the falling edge of the NMI signal, and cancellation on the rising edge of the NMI signal. The timing is shown in figure 22.1.

When the NMI pin is changed from high to low level while the NMI edge select bit (NMIE) in ICR is set to 0 (falling edge detection), the NMI interrupt is accepted. When the NMIE bit is set to 1 (rising edge detection) by the NMI exception service routine, the STBY bit in STBCR is set to 1, and a SLEEP instruction is executed, software standby mode is entered. Thereafter, software standby mode is canceled when the NMI pin is changed from low to high level.




Figure 22.1 NMI Timing in Software Standby Mode (Application Example)

#### 22.3.4 Module Standby Function

#### (1) Transition to Module Standby Function

Setting the standby control register MSTP bits to 1 halts the supply of clocks to the corresponding on-chip peripheral modules. This function can be used to reduce the power consumption in normal mode and sleep mode. Disable a module before placing it in the module standby mode. In addition, do not access the module's registers while it is in the module standby state.

The register states are the same as those in software standby mode. For details, see section 24.3, Register States in Each Operating Mode.

However, the states of the CMT and DAC registers are exceptional. In the CMT, all registers are initialized in software standby mode, but retain their previous values in module standby mode. In the DAC, all registers retain their previous values in software standby mode, but are initialized in module standby mode.

#### (2) Canceling Module Standby Function

The module standby function can be canceled by clearing the MSTP bits to 0, or by a power-on reset (only possible for H-UDI, UBC, and DMAC). When taking a module out of the module standby state by clearing the corresponding MSTP bit to 0, read the MSTP bit to confirm that it has been cleared to 0.



## 22.4 Usage Notes

When writing data to registers related to power-down modes, note the following suggestion.

In a case where the CPU writes data to the registers related to power-down modes, if the CPU once starts executing the write instruction, the CPU keeps on executing the succeeding instructions without waiting for the completion of writing data to the registers. If reflecting a change of writing data to registers becomes necessary while the CPU is performing the succeeding instructions, execute a dummy read for the same register between the write instruction to the register and the succeeding instructions.



# Section 23 High-Performance User Debugging Interface (H-UDI)

This LSI incorporates a high-performance user debugging interface (H-UDI) for emulator support.

#### 23.1 Features

The high-performance user debugging interface (H-UDI) has reset and interrupt request functions.

The H-UDI in this LSI is used for emulator connection. Refer to the emulator manual for the method of connecting the emulator.

Figure 23.1 shows a block diagram of the H-UDI.




Figure 23.1 Block Diagram of H-UDI

#### **Input/Output Pins** 23.2

**Table 23.1 Pin Configuration** 

Pin Name	Symbol	I/O	Function
H-UDI serial data input/output clock pin	TCK	Input	Data is serially supplied to the H-UDI from the data input pin (TDI), and output from the data output pin (TDO), in synchronization with this clock.
Mode select input pin	TMS	Input	The state of the TAP control circuit is determined by changing this signal in synchronization with TCK. For the protocol, see figure 23.2.
H-UDI reset input pin	TRST	Input	Input is accepted asynchronously with respect to TCK, and when low, the H-UDI is reset. TRST must be low for a constant period when power is turned on regardless of using the H-UDI function. See section 23.4.2, Reset Configuration, for more information.
H-UDI serial data input pin	TDI	Input	Data transfer to the H-UDI is executed by changing this signal in synchronization with TCK.
H-UDI serial data output pin	TDO	Output	Data read from the H-UDI is executed by reading this pin in synchronization with TCK. The initial value of the data output timing is the TCK falling edge. This can be changed to the TCK rising edge by inputting the TDO change timing switch command to SDIR. See section 23.4.3, TDO Output Timing, for more information.
ASE mode select pin	ASEMD*	Input	If a low level is input at the ASEMD pin while the RES pin is asserted, ASE mode is entered; if a high level is input, normal mode is entered. In ASE mode, dedicated emulator function can be used. The input level at the ASEMD pin should be held for at least one cycle after RES negation.

Note: \* When the emulator is not in use, fix this pin to the high level.

## 23.3 Register Descriptions

The H-UDI has the following registers.

**Table 23.2 Register Configuration** 

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Bypass register	SDBPR		<del></del>		
Instruction register	SDIR	R	H'EFFD	H'FFFE2000	16

#### 23.3.1 Bypass Register (SDBPR)

SDBPR is a 1-bit register that cannot be accessed by the CPU. When SDIR is set to BYPASS mode, SDBPR is connected between H-UDI pins TDI and TDO. The initial value is undefined.

#### 23.3.2 Instruction Register (SDIR)

SDIR is a 16-bit read-only register. It is initialized by TRST assertion or in the TAP test-logic-reset state, and can be written to by the H-UDI irrespective of the CPU mode. Operation is not guaranteed if a reserved command is set in this register. The initial value is H'EFFD.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				TI[7	7:0]				-	-	-	-	-	-	-	-
Initial value:	1*	1*	1*	0*	1*	1*	1*	1*	1	1	1	1	1	1	0	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Note: \* The initial value of the TI[7:0] bits is a reserved value. When setting a command, the TI[7:0] bits must be set to another value.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	TI[7:0]	111011111*	R	Test Instruction
				The H-UDI instruction is transferred to SDIR by a serial input from TDI.
				For commands, see table 23.3.
7 to 2		All 1	R	Reserved
				These bits are always read as 1.
1	<del></del>	0	R	Reserved
				This bit is always read as 0.
0		1	R	Reserved
				This bit is always read as 1.

**Table 23.3 H-UDI Commands** 

### Bits 15 to 8

TI7	TI6	TI5	TI4	TI3	TI2	TI1	TI0	 Description
0	1	1	0	_	_	_	_	H-UDI reset negate
0	1	1	1	_	_	_	_	H-UDI reset assert
1	0	0	1	1	1	0	0	TDO change timing switch
1	0	1	1	_	_	_		H-UDI interrupt
1	1	1	1	_	_	_		BYPASS mode
Other than above								Reserved

## 23.4 Operation

#### **23.4.1** TAP Controller

Figure 23.2 shows the internal states of the TAP controller.




Figure 23.2 TAP Controller State Transitions

Note: The transition condition is the TMS value at the rising edge of TCK. The TDI value is sampled at the rising edge of TCK; shifting occurs at the falling edge of TCK. For details on change timing of the TDO value, see section 23.4.3, TDO Output Timing. The TDO is at high impedance, except with shift-DR and shift-IR states. During the change to  $\overline{TRST} = 0$ , there is a transition to test-logic-reset asynchronously with TCK.

#### 23.4.2 **Reset Configuration**

**Table 23.4 Reset Configuration** 

ASEMD <sup>∗¹</sup>	RES	TRST	Chip State
Н	L	L	Power-on reset and H-UDI reset
		Н	Power-on reset
	Н	L	H-UDI reset only
		Н	Normal operation
L	L	L	Reset hold*2
		Н	Power-on reset
	Н	L	H-UDI reset only
		Н	Normal operation

Notes: 1. Performs normal mode and ASE mode settings

 $\overline{ASEMD} = H$ , normal mode

 $\overline{\mathsf{ASEMD}} = \mathsf{L}$ , ASE mode

2. In ASE mode, reset hold is entered if the TRST pin is driven low while the RES pin is negated. In this state, the CPU does not start up. When TRST is driven high, H-UDI operation is enabled, but the CPU does not start up. The reset hold state is cancelled by a power-on reset.

#### 23.4.3 **TDO Output Timing**

The initial value of the TDO change timing is to perform data output from the TDO pin on the TCK falling edge. However, setting a TDO change timing switch command in SDIR via the H-UDI pin and passing the Update-IR state synchronizes the TDO change timing to the TCK rising edge. Hereafter, to synchronize the change timing of TD0 to the falling edge of TCK, the TRST pin must be simultaneously asserted with the power-on reset. In a case of power-on reset by the  $\overline{RES}$  pin, the sync reset is still in operation for a certain period in the LSI even after the  $\overline{RES}$  pin is negated. Thus, if the  $\overline{TRST}$  pin is asserted immediately after the negate of the  $\overline{RES}$  pin, the TD0 change timing switch command is cleared, resulting the TD0 change timing synchronized with the falling edge of TCK. To prevent this, make sure to put a period of 20 times of tcyc or longer between the signal change timing of the  $\overline{RES}$  and  $\overline{TRST}$  pins.




Figure 23.3 H-UDI Data Transfer Timing

#### **23.4.4 H-UDI Reset**

An H-UDI reset is executed by setting an H-UDI reset assert command in SDIR. An H-UDI reset is of the same kind as a power-on reset. An H-UDI reset is released by setting an H-UDI reset negate command. The required time between the H-UDI reset assert command and H-UDI reset negate command is the same as time for keeping the RES pin low to apply a power-on reset.




Figure 23.4 H-UDI Reset

### 23.4.5 H-UDI Interrupt

The H-UDI interrupt function generates an interrupt by setting a command from the H-UDI in SDIR. An H-UDI interrupt is a general exception/interrupt operation, resulting in fetching the exception service routine start address from the exception handling vector table, jumping to that address, and starting program execution from that address. This interrupt request has a fixed priority level of 15.

H-UDI interrupts are accepted in sleep mode, but not in software standby mode.

#### 23.5 **Usage Notes**

- 1. An H-UDI command, once set, will not be modified as long as another command is not set again from the H-UDI. If the same command is to be set continuously, the command must be set after a command (BYPASS mode, etc.) that does not affect chip operations is once set.
- 2. In software standby mode and H-UDI module standby state, all of the functions in the H-UDI cannot be used. To retain the TAP status before and after standby mode, keep TCK high before entering standby mode.
- 3. Regardless of whether the H-UDI is used, make sure to keep the TRST pin low at power-on to initialize the H-UDI.
- 4. Make sure to put 20  $t_{cyc}$  or more between the signal change timing of the  $\overline{RES}$  and  $\overline{TRST}$  pins.
- 5. When starting the TAP controller after the negation of the  $\overline{TRST}$  pin, make sure to allow 200 ns or more after the negation.

## Section 24 List of Registers

This section gives information on the on-chip I/O registers of this LSI in the following structures.

- 1. Register Addresses (by functional module, in order of the corresponding section numbers)
- Registers are described by functional module, in order of the corresponding section numbers.
- Access to reserved addresses which are not described in this register address list is prohibited.
- When registers consist of 16 or 32 bits, the addresses of the MSBs are given when big-endian mode is selected.
- 2. Register Bits
- Bit configurations of the registers are described in the same order as the Register Addresses (by functional module, in order of the corresponding section numbers).
- Reserved bits are indicated by in the bit name.
- No entry in the bit-name column indicates that the whole register is allocated as a counter or for holding data.
- 3. Register States in Each Operating Mode
- Register states are described in the same order as the Register Addresses (by functional module, in order of the corresponding section numbers).
- For the initial state of each bit, refer to the description of the register in the corresponding section.
- The register states described are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.
- 4. Notes when Writing to the On-Chip Peripheral Modules
- To access an on-chip module register, two or more peripheral module clock (Pf) cycles are required. Care must be taken in system design. When the CPU writes data to the internal peripheral registers, the CPU performs the succeeding instructions without waiting for the completion of writing to registers. For example, a case is described here in which the system is transferring to the software standby mode for power savings. To make this transition, the SLEEP instruction must be performed after setting the STBY bit in the STBCR register to 1. However a dummy read of the STBCR register is required before executing the SLEEP instruction. If a dummy read is omitted, the CPU executes the SLEEP instruction before the STBY bit is set to 1, thus the system enters sleep mode not software standby mode. A dummy read of the STBCR register is indispensable to complete writing to the STBY bit. To reflect the change by internal peripheral registers while performing the succeeding instructions, execute a dummy read of registers to which write instruction is given and then perform the succeeding instructions.



# 24.1 Register Addresses (by functional module, in order of the corresponding section numbers)

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
CPG	Frequency control register	FRQCR	16	H'FFFE0010	16
	MTU clock frequency control register	MCLKCR	8	H'FFFE0410	8
INTC	Interrupt control register 0	ICR0	16	H'FFFE0800	16, 32
	Interrupt control register 1	ICR1	16	H'FFFE0802	16, 32
	Interrupt control register 2	ICR2	16	H'FFFE0804	16, 32
	IRQ interrupt request register	IRQRR	16	H'FFFE0806	16, 32
	PINT interrupt enable register	PINTER	16	H'FFFE0808	16, 32
	PINT interrupt request register	PIRR	16	H'FFFE080A	16, 32
	Bank control register	IBCR	16	H'FFFE080C	16, 32
	Bank number register	IBNR	16	H'FFFE080E	16, 32
	Interrupt priority register 01	IPR01	16	H'FFFE0818	16, 32
	Interrupt priority register 02	IPR02	16	H'FFFE081A	16, 32
	Interrupt priority register 05	IPR05	16	H'FFFE0820	16, 32
	Interrupt priority register 06	IPR06	16	H'FFFE0C00	16, 32
	Interrupt priority register 07	IPR07	16	H'FFFE0C02	16, 32
	Interrupt priority register 08	IPR08	16	H'FFFE0C04	16, 32
	Interrupt priority register 09	IPR09	16	H'FFFE0C06	16, 32
	Interrupt priority register 10	IPR10	16	H'FFFE0C08	16, 32
	Interrupt priority register 11	IPR11	16	H'FFFE0C0A	16, 32
	Interrupt priority register 12	IPR12	16	H'FFFE0C0C	16, 32
	Interrupt priority register 13	IPR13	16	H'FFFE0C0E	16, 32
	Interrupt priority register 14	IPR14	16	H'FFFE0C10	16, 32
UBC	Break address register_0	BAR_0	32	H'FFFC0400	32
	Break address mask register_0	BAMR_0	32	H'FFFC0404	32
	Break bus cycle register_0	BBR_0	16	H'FFFC04A0	16
	Break data register_0	BDR_0	32	H'FFFC0408	32
	Break data mask register_0	BDMR_0	32	H'FFFC040C	32
	Break address register_1	BAR_1	32	H'FFFC0410	32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
UBC	Break address mask register_1	BAMR_1	32	H'FFFC0414	32
	Break bus cycle register_1	BBR_1	16	H'FFFC04B0	16
	Break data register_1	BDR_1	32	H'FFFC0418	32
	Break data mask register_1	BDMR_1	32	H'FFFC041C	32
	Break control register	BRCR	32	H'FFFC04C0	32
Cache	Cache control register 1	CCR1	32	H'FFFC1000	32
	Cache control register 2	CCR2	32	H'FFFC1004	32
BSC	Common control register	CMNCR	32	H'FFFC0000	32
	CS0 space bus control register	CS0BCR	32	H'FFFC0004	32
	CS1 space bus control register	CS1BCR	32	H'FFFC0008	32
	CS2 space bus control register	CS2BCR	32	H'FFFC000C	32
	CS3 space bus control register	CS3BCR	32	H'FFFC0010	32
	CS4 space bus control register	CS4BCR	32	H'FFFC0014	32
	CS5 space bus control register	CS5BCR	32	H'FFFC0018	32
	CS6 space bus control register	CS6BCR	32	H'FFFC001C	32
	CS7 space bus control register	CS7BCR	32	H'FFFC0020	32
	CS8 space bus control register	CS8BCR	32	H'FFFC0024	32
	CS0 space wait control register	CS0WCR	32	H'FFFC0028	32
	CS1 space wait control register	CS1WCR	32	H'FFFC002C	32
	CS2 space wait control register	CS2WCR	32	H'FFFC0030	32
	CS3 space wait control register	CS3WCR	32	H'FFFC0034	32
	CS4 space wait control register	CS4WCR	32	H'FFFC0038	32
	CS5 space wait control register	CS5WCR	32	H'FFFC003C	32
	CS6 space wait control register	CS6WCR	32	H'FFFC0040	32
	CS7 space wait control register	CS7WCR	32	H'FFFC0044	32
	CS8 space wait control register	CS8WCR	32	H'FFFC0048	32
	SDRAM control register	SDCR	32	H'FFFC004C	32
	Refresh timer control/status register	RTCSR	16	H'FFFC0050	32
	Refresh timer counter	RTCNT	16	H'FFFC0054	32
	Refresh time constant register	RTCOR	16	H'FFFC0058	32



Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
BSC	AC characteristics switching register	ACSWR	32	H'FFFC180C	32
	AC characteristics switching key register	ACKYER	8	H'FFFC1BFC	8
DMAC	DMA source address register_0	SAR_0	32	H'FFFE1000	16, 32
	DMA destination address register_0	DAR_0	32	H'FFFE1004	16, 32
	DMA transfer count register_0	DMATCR_0	32	H'FFFE1008	16, 32
	DMA channel control register_0	CHCR_0	32	H'FFFE100C	8, 16, 32
	DMA reload source address register_0	RSAR_0	32	H'FFFE1100	16, 32
	DMA reload destination address register_0	RDAR_0	32	H'FFFE1104	16, 32
	DMA reload transfer count register_0	RDMATCR_0	32	H'FFFE1108	16, 32
	DMA source address register_1	SAR_1	32	H'FFFE1010	16, 32
	DMA destination address register_1	DAR_1	32	H'FFFE1014	16, 32
	DMA transfer count register_1	DMATCR_1	32	H'FFFE1018	16, 32
	DMA channel control register_1	CHCR_1	32	H'FFFE101C	8, 16, 32
	DMA reload source address register_1	RSAR_1	32	H'FFFE1110	16, 32
	DMA reload destination address register_1	RDAR_1	32	H'FFFE1114	16, 32
	DMA reload transfer count register_1	RDMATCR_1	32	H'FFFE1118	16, 32
	DMA source address register_2	SAR_2	32	H'FFFE1020	16, 32
	DMA destination address register_2	DAR_2	32	H'FFFE1024	16, 32
	DMA transfer count register_2	DMATCR_2	32	H'FFFE1028	16, 32
	DMA channel control register_2	CHCR_2	32	H'FFFE102C	8, 16, 32
	DMA reload source address register_2	RSAR_2	32	H'FFFE1120	16, 32
	DMA reload destination address register_2	RDAR_2	32	H'FFFE1124	16, 32
	DMA reload transfer count register_2	RDMATCR_2	32	H'FFFE1128	16, 32
	DMA source address register_3	SAR_3	32	H'FFFE1030	16, 32
	DMA destination address register_3	DAR_3	32	H'FFFE1034	16, 32
	DMA transfer count register_3	DMATCR_3	32	H'FFFE1038	16, 32
	DMA channel control register_3	CHCR_3	32	H'FFFE103C	8, 16, 32
	DMA reload source address register_3	RSAR_3	32	H'FFFE1130	16, 32



Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
DMAC	DMA reload destination address register_3	RDAR_3	32	H'FFFE1134	16, 32
	DMA reload transfer count register_3	RDMATCR_3	32	H'FFFE1138	16, 32
	DMA source address register_4	SAR_4	32	H'FFFE1040	16, 32
	DMA destination address register_4	DAR_4	32	H'FFFE1044	16, 32
	DMA transfer count register_4	DMATCR_4	32	H'FFFE1048	16, 32
	DMA channel control register_4	CHCR_4	32	H'FFFE104C	8, 16, 32
	DMA reload source address register_4	RSAR_4	32	H'FFFE1140	16, 32
	DMA reload destination address register_4	RDAR_4	32	H'FFFE1144	16, 32
	DMA reload transfer count register_4	RDMATCR_4	32	H'FFFE1148	16, 32
	DMA source address register_5	SAR_5	32	H'FFFE1050	16, 32
	DMA destination address register_5	DAR_5	32	H'FFFE1054	16, 32
	DMA transfer count register_5	DMATCR_5	32	H'FFFE1058	16, 32
	DMA channel control register_5	CHCR_5	32	H'FFFE105C	8, 16, 32
	DMA reload source address register_5	RSAR_5	32	H'FFFE1150	16, 32
	DMA reload destination address register_5	RDAR_5	32	H'FFFE1154	16, 32
	DMA reload transfer count register_5	RDMATCR_5	32	H'FFFE1158	16, 32
	DMA source address register_6	SAR_6	32	H'FFFE1060	16, 32
	DMA destination address register_6	DAR_6	32	H'FFFE1064	16, 32
	DMA transfer count register_6	DMATCR_6	32	H'FFFE1068	16, 32
	DMA channel control register_6	CHCR_6	32	H'FFFE106C	8, 16, 32
	DMA reload source address register_6	RSAR_6	32	H'FFFE1160	16, 32
	DMA reload destination address register_6	RDAR_6	32	H'FFFE1164	16, 32
	DMA reload transfer count register_6	RDMATCR_6	32	H'FFFE1168	16, 32
	DMA source address register_7	SAR_7	32	H'FFFE1070	16, 32
	DMA destination address register_7	DAR_7	32	H'FFFE1074	16, 32
	DMA transfer count register_7	DMATCR_7	32	H'FFFE1078	16, 32
	DMA channel control register_7	CHCR_7	32	H'FFFE107C	8, 16, 32
	DMA reload source address register_7	RSAR_7	32	H'FFFE1170	16, 32

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
DMAC	DMA reload destination address register_7	RDAR_7	32	H'FFFE1174	16, 32
	DMA reload transfer count register_7	RDMATCR_7	32	H'FFFE1178	16, 32
	DMA operation register	DMAOR	16	H'FFFE1200	8, 16
	DMA extension resource selector 0	DMARS0	16	H'FFFE1300	16
	DMA extension resource selector 1	DMARS1	16	H'FFFE1304	16
	DMA extension resource selector 2	DMARS2	16	H'FFFE1308	16
	DMA extension resource selector 3	DMARS3	16	H'FFFE130C	16
MTU2	Timer control register_0	TCR_0	8	H'FFFE4300	8
	Timer mode register_0	TMDR_0	8	H'FFFE4301	8
	Timer I/O control register H_0	TIORH_0	8	H'FFFE4302	8
	Timer I/O control register L_0	TIORL_0	8	H'FFFE4303	8
	Timer interrupt enable register_0	TIER_0	8	H'FFFE4304	8
	Timer status register_0	TSR_0	8	H'FFFE4305	8
	Timer counter_0	TCNT_0	16	H'FFFE4306	16
	Timer general register A_0	TGRA_0	16	H'FFFE4308	16
	Timer general register B_0	TGRB_0	16	H'FFFE430A	16
	Timer general register C_0	TGRC_0	16	H'FFFE430C	16
	Timer general register D_0	TGRD_0	16	H'FFFE430E	16
	Timer general register E_0	TGRE_0	16	H'FFFE4320	16
	Timer general register F_0	TGRF_0	16	H'FFFE4322	16
	Timer interrupt enable register2_0	TIER2_0	8	H'FFFE4324	8
	Timer status register2_0	TSR2_0	8	H'FFFE4325	8
	Timer buffer operation transfer mode register_0	TBTM_0	8	H'FFFE4326	8
	Timer control register_1	TCR_1	8	H'FFFE4380	8
	Timer mode register_1	TMDR_1	8	H'FFFE4381	8
	Timer I/O control register_1	TIOR_1	8	H'FFFE4382	8
	Timer interrupt enable register_1	TIER_1	8	H'FFFE4384	8
	Timer status register_1	TSR_1	8	H'FFFE4385	8
	Timer counter_1	TCNT_1	16	H'FFFE4386	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2	Timer general register A_1	TGRA_1	16	H'FFFE4388	16
	Timer general register B_1	TGRB_1	16	H'FFFE438A	16
	Timer input capture control register	TICCR	8	H'FFFE4390	8
	Timer control register_2	TCR_2	8	H'FFFE4000	8
	Timer mode register_2	TMDR_2	8	H'FFFE4001	8
	Timer I/O control register_2	TIOR_2	8	H'FFFE4002	8
	Timer interrupt enable register_2	TIER_2	8	H'FFFE4004	8
	Timer status register_2	TSR_2	8	H'FFFE4005	8
	Timer counter_2	TCNT_2	16	H'FFFE4006	16
	Timer general register A_2	TGRA_2	16	H'FFFE4008	16
	Timer general register B_2	TGRB_2	16	H'FFFE400A	16
	Timer control register_3	TCR_3	8	H'FFFE4200	8
	Timer mode register_3	TMDR_3	8	H'FFFE4202	8
	Timer I/O control register H_3	TIORH_3	8	H'FFFE4204	8
	Timer I/O control register L_3	TIORL_3	8	H'FFFE4205	8
	Timer interrupt enable register_3	TIER_3	8	H'FFFE4208	8
	Timer status register_3	TSR_3	8	H'FFFE422C	8
	Timer counter_3	TCNT_3	16	H'FFFE4210	16
	Timer general register A_3	TGRA_3	16	H'FFFE4218	16
	Timer general register B_3	TGRB_3	16	H'FFFE421A	16
	Timer general register C_3	TGRC_3	16	H'FFFE4224	16
	Timer general register D_3	TGRD_3	16	H'FFFE4226	16
	Timer buffer operation transfer mode register_3	TBTM_3	8	H'FFFE4238	8
	Timer control register_4	TCR_4	8	H'FFFE4201	8
	Timer mode register_4	TMDR_4	8	H'FFFE4203	8
	Timer I/O control register H_4	TIORH_4	8	H'FFFE4206	8
	Timer I/O control register L_4	TIORL_4	8	H'FFFE4207	8
	Timer interrupt enable register_4	TIER_4	8	H'FFFE4209	8
	Timer status register_4	TSR_4	8	H'FFFE422D	8
	Timer counter_4	TCNT_4	16	H'FFFE4212	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2	Timer general register A_4	TGRA_4	16	H'FFFE421C	16
	Timer general register B_4	TGRB_4	16	H'FFFE421E	16
	Timer general register C_4	TGRC_4	16	H'FFFE4228	16
	Timer general register D_4	TGRD_4	16	H'FFFE422A	16
	Timer buffer operation transfer mode register_4	TBTM_4	8	H'FFFE4239	8
	Timer A/D converter start request control register	TADCR	16	H'FFFE4240	16
	Timer A/D converter start request cycle set register A_4	TADCORA_4	16	H'FFFE4244	16
	Timer A/D converter start request cycle set register B_4	TADCORB_4	16	H'FFFE4246	16
	Timer A/D converter start request cycle set buffer register A_4	TADCOBRA_4	16	H'FFFE4248	16
	Timer A/D converter start request cycle set buffer register B_4	TADCOBRB_4	16	H'FFFE424A	16
	Timer control register U_5	TCRU_5	8	H'FFFE4084	8
	Timer control register V_5	TCRV_5	8	H'FFFE4094	8
	Timer control register W_5	TCRW_5	8	H'FFFE40A4	8
	Timer I/O control register U_5	TIORU_5	8	H'FFFE4086	8
	Timer I/O control register V_5	TIORV_5	8	H'FFFE4096	8
	Timer I/O control register W_5	TIORW_5	8	H'FFFE40A6	8
	Timer interrupt enable register_5	TIER_5	8	H'FFFE40B2	8
	Timer status register_5	TSR_5	8	H'FFFE40B0	8
	Timer start register_5	TSTR_5	8	H'FFFE40B4	8
	Timer counter U_5	TCNTU_5	16	H'FFFE4080	16
	Timer counter V_5	TCNTV_5	16	H'FFFE4090	16
	Timer counter W_5	TCNTW_5	16	H'FFFE40A0	16
	Timer general register U_5	TGRU_5	16	H'FFFE4082	16
	Timer general register V_5	TGRV_5	16	H'FFFE4092	16
	Timer general register W_5	TGRW_5	16	H'FFFE40A2	16
	Timer compare match clear register	TCNTCMPCLR	8	H'FFFE40B6	8
	Timer start register	TSTR	8	H'FFFE4280	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2	Timer synchronous register	TSYR	8	H'FFFE4281	8
	Timer counter synchronous start register	TCSYSTR	8	H'FFFE4282	8
	Timer read/write enable register	TRWER	8	H'FFFE4284	8
	Timer output master enable register	TOER	8	H'FFFE420A	8
	Timer output control register 1	TOCR1	8	H'FFFE420E	8
	Timer output control register 2	TOCR2	8	H'FFFE420F	8
	Timer gate control register	TGCR	8	H'FFFE420D	8
	Timer cycle control register	TCDR	16	H'FFFE4214	16
	Timer dead time data register	TDDR	16	H'FFFE4216	16
	Timer subcounter	TCNTS	16	H'FFFE4220	16
	Timer cycle buffer register	TCBR	16	H'FFFE4222	16
	Timer interrupt skipping set register	TITCR	8	H'FFFE4230	8
	Timer interrupt skipping counter	TITCNT	8	H'FFFE4231	8
	Timer buffer transfer set register	TBTER	8	H'FFFE4232	8
	Timer dead time enable register	TDER	8	H'FFFE4234	8
	Timer synchronous clear register	TSYCR	8	H'FFFE4250	8
	Timer waveform control register	TWCR	8	H'FFFE4260	8
	Timer output level buffer register	TOLBR	8	H'FFFE4236	8
MTU2S	Timer control register_3S	TCR_3S	8	H'FFFE4A00	8
	Timer mode register_3S	TMDR_3S	8	H'FFFE4A02	8
	Timer I/O control register H_3S	TIORH_3S	8	H'FFFE4A04	8
	Timer I/O control register L_3S	TIORL_3S	8	H'FFFE4A05	8
	Timer interrupt enable register_3S	TIER_3S	8	H'FFFE4A08	8
	Timer status register_3S	TSR_3S	8	H'FFFE4A2C	8
	Timer counter_3S	TCNT_3S	16	H'FFFE4A10	16
	Timer general register A_3S	TGRA_3S	16	H'FFFE4A18	16
	Timer general register B_3S	TGRB_3S	16	H'FFFE4A1A	16
	Timer general register C_3S	TGRC_3S	16	H'FFFE4A24	16
	Timer general register D_3S	TGRD_3S	16	H'FFFE4A26	16
	Timer buffer operation transfer mode register_3S	TBTM_3S	8	H'FFFE4A38	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2S	Timer control register_4S	TCR_4S	8	H'FFFE4A01	8
	Timer mode register_4S	TMDR_4S	8	H'FFFE4A03	8
	Timer I/O control register H_4S	TIORH_4S	8	H'FFFE4A06	8
	Timer I/O control register L_4S	TIORL_4S	8	H'FFFE4A07	8
	Timer interrupt enable register_4S	TIER_4S	8	H'FFFE4A09	8
	Timer status register_4S	TSR_4S	8	H'FFFE4A2D	8
	Timer counter_4S	TCNT_4S	16	H'FFFE4A12	16
	Timer general register A_4S	TGRA_4S	16	H'FFFE4A1C	16
	Timer general register B_4S	TGRB_4S	16	H'FFFE4A1E	16
	Timer general register C_4S	TGRC_4S	16	H'FFFE4A28	16
	Timer general register D_4S	TGRD_4S	16	H'FFFE4A2A	16
	Timer buffer operation transfer mode register_4S	TBTM_4S	8	H'FFFE4A39	8
	Timer A/D converter start request control register S	TADCRS	16	H'FFFE4A40	16
	Timer A/D converter start request cycle set register A_4S	TADCORA_4S	16	H'FFFE4A44	16
	Timer A/D converter start request cycle set register B_4S	TADCORB_4S	16	H'FFFE4A46	16
	Timer A/D converter start request cycle set buffer register A_4S	TADCOBRA_4S	16	H'FFFE4A48	16
	Timer A/D converter start request cycle set buffer register B_4S	TADCOBRB_4S	16	H'FFFE4A4A	16
	Timer control register U_5S	TCRU_5S	8	H'FFFE4884	8
	Timer control register V_5S	TCRV_5S	8	H'FFFE4894	8
	Timer control register W_5S	TCRW_5S	8	H'FFFE48A4	8
	Timer I/O control register U_5S	TIORU_5S	8	H'FFFE4886	8
	Timer I/O control register V_5S	TIORV_5S	8	H'FFFE4896	8
	Timer I/O control register W_5S	TIORW_5S	8	H'FFFE48A6	8
	Timer interrupt enable register_5S	TIER_5S	8	H'FFFE48B2	8
	Timer status register_5S	TSR_5S	8	H'FFFE48B0	8
	Timer start register_5S	TSTR_5S	8	H'FFFE48B4	8
	Timer counter U_5S	TCNTU_5S	16	H'FFFE4880	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2S	Timer counter V_5S	TCNTV_5S	16	H'FFFE4890	16
	Timer counter W_5S	TCNTW_5S	16	H'FFFE48A0	16
	Timer general register U_5S	TGRU_5S	16	H'FFFE4882	16
	Timer general register V_5S	TGRV_5S	16	H'FFFE4892	16
	Timer general register W_5S	TGRW_5S	16	H'FFFE48A2	16
	Timer compare match clear register S	TCNTCMPCLRS	8	H'FFFE48B6	8
	Timer start register S	TSTRS	8	H'FFFE4A80	8
	Timer synchronous register S	TSYRS	8	H'FFFE4A81	8
	Timer counter synchronous start register S	TRWERS	8	H'FFFE4A84	8
	Timer read/write enable register S	TOERS	8	H'FFFE4A0A	8
	Timer output control register 1S	TOCR1S	8	H'FFFE4A0E	8
	Timer output control register 2S	TOCR2S	8	H'FFFE4A0F	8
	Timer gate control register S	TGCRS	8	H'FFFE4A0D	8
	Timer cycle control register S	TCDRS	16	H'FFFE4A14	16
	Timer dead time data register S	TDDRS	16	H'FFFE4A16	16
	Timer subcounter S	TCNTSS	16	H'FFFE4A20	16
	Timer cycle buffer register S	TCBRS	16	H'FFFE4A22	16
	Timer interrupt skipping set register S	TITCRS	8	H'FFFE4A30	8
	Timer interrupt skipping counter S	TITCNTS	8	H'FFFE4A31	8
	Timer buffer transfer set register S	TBTERS	8	H'FFFE4A32	8
	Timer dead time enable register S	TDERS	8	H'FFFE4A34	8
	Timer synchronous clear register S	TSYCRS	8	H'FFFE4A50	8
	Timer waveform control register S	TWCRS	8	H'FFFE4A60	8
	Timer output level buffer register S	TOLBRS	8	H'FFFE4A36	8
POE2	Input level control/status register 1	ICSR1	16	H'FFFE5000	16
	Output level control/status register 1	OCSR1	16	H'FFFE5002	16
	Input level control/status register 2	ICSR2	16	H'FFFE5004	16
	Output level control/status register 2	OCSR2	16	H'FFFE5006	16
	Input level control/status register 3	ICSR3	16	H'FFFE5008	16
	Software port output enable register	SPOER	8	H'FFFE500A	8

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
POE2	Port output enable control register 1	POECR1	8	H'FFFE500B	8
	Port output enable control register 2	POECR2	16	H'FFFE500C	16
CMT	Compare match timer start register	CMSTR	16	H'FFFEC000	16
	Compare match timer control/status register_0	CMCSR_0	16	H'FFFEC002	16
	Compare match counter_0	CMCNT_0	16	H'FFFEC004	8, 16
	Compare match constant register_0	CMCOR_0	16	H'FFFEC006	8, 16
	Compare match timer control/status register_1	CMCSR_1	16	H'FFFEC008	16
	Compare match counter_1	CMCNT_1	16	H'FFFEC00A	8, 16
	Compare match constant register_1	CMCOR_1	16	H'FFFEC00C	8, 16
WDT	Watchdog timer control/status register	WTCSR	16	H'FFFE0000	16*
	Watchdog timer counter	WTCNT	16	H'FFFE0002	16*
	Watchdog reset control/status register	WRCSR	16	H'FFFE0004	16*
SCIF	Serial mode register_0	SCSMR_0		16	
SCIF	Bit rate register_0	SCBRR_0	8	H'FFFE8004	8
	Serial control register_0	SCSCR_0	16	H'FFFE8008	16
	Transmit FIFO data register_0	SCFTDR_0	8	H'FFFE800C	8
	Serial status register_0	SCFSR_0	16	H'FFFE8010	16
	Receive FIFO data register_0	SCFRDR_0	8	H'FFFE8014	8
	FIFO control register_0	SCFCR_0	16	H'FFFE8018	16
	FIFO data count register_0	SCFDR_0	16	H'FFFE801C	16
	Serial port register_0	SCSPTR_0	16	H'FFFE8020	16
	Line status register_0	SCLSR_0	16	H'FFFE8024	16
	Serial mode register_1	SCSMR_1	16	H'FFFE8800	16
	Bit rate register_1	SCBRR_1	8	H'FFFE8804	8
	Serial control register_1	SCSCR_1	16	H'FFFE8808	16
	Transmit FIFO data register_1	SCFTDR_1	8	H'FFFE880C	8
	Serial status register_1	SCFSR_1	16	H'FFFE8810	16
	Receive FIFO data register_1	SCFRDR_1	8	H'FFFE8814	8
	FIFO control register_1	SCFCR_1	16	H'FFFE8818	16
	FIFO data count register_1	SCFDR_1	16	H'FFFE881C	16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
SCIF	Serial port register_1	SCSPTR_1	16	H'FFFE8820	16
	Line status register_1	SCLSR_1	16	H'FFFE8824	16
	Serial mode register_2	SCSMR_2	16	H'FFFE9000	16
	Bit rate register_2	SCBRR_2	8	H'FFFE9004	8
	Serial control register_2	SCSCR_2	16	H'FFFE9008	16
	Transmit FIFO data register_2	SCFTDR_2	8	H'FFFE900C	8
	Serial status register_2	SCFSR_2	16	H'FFFE9010	16
	Receive FIFO data register_2	SCFRDR_2	8	H'FFFE9014	8
	FIFO control register_2	SCFCR_2	16	H'FFFE9018	16
	FIFO data count register_2	SCFDR_2	16	H'FFFE901C	16
	Serial port register_2	SCSPTR_2	16	H'FFFE9020	16
	Line status register_2	SCLSR_2	16	H'FFFE9024	16
	Serial mode register_3	SCSMR_3	16	H'FFFE9800	16
	Bit rate register_3	SCBRR_3	8	H'FFFE9804	8
	Serial control register_3	SCSCR_3	16	H'FFFE9808	16
	Transmit FIFO data register_3	SCFTDR_3	8	H'FFFE980C	8
	Serial status register_3	SCFSR_3	16	H'FFFE9810	16
	Receive FIFO data register_3	SCFRDR_3	8	H'FFFE9814	8
	FIFO control register_3	SCFCR_3	16	H'FFFE9818	16
	FIFO data count register_3	SCFDR_3	16	H'FFFE981C	16
	Serial port register_3	SCSPTR_3	16	H'FFFE9820	16
	Line status register_3	SCLSR_3	16	H'FFFE9824	16
IIC3	Transmit FIFO data register_2 SCFDR_2 8 H'FFFE90 Serial status register_2 SCFSR_2 16 H'FFFE90 Receive FIFO data register_2 SCFRDR_2 8 H'FFFE90 FIFO control register_2 SCFCR_2 16 H'FFFE90 FIFO data count register_2 SCFDR_2 16 H'FFFE90 Serial port register_2 SCSPDR_2 16 H'FFFE90 Line status register_2 SCLSR_2 16 H'FFFE90 Serial mode register_3 SCSMR_3 16 H'FFFE90 Serial mode register_3 SCSMR_3 16 H'FFFE98 Bit rate register_3 SCSRR_3 8 H'FFFE98 Serial control register_3 SCSCR_3 16 H'FFFE98 Transmit FIFO data register_3 SCFDR_3 8 H'FFFE98 Serial status register_3 SCFSR_3 16 H'FFFE98 FIFO control register_3 SCFSR_3 16 H'FFFE98 FIFO control register_3 SCFCR_3 16 H'FFFE98 FIFO data count register_3 SCFCR_3 16 H'FFFE98 FIFO data count register_3 SCFCR_3 16 H'FFFE98 Serial port register_3 SCFDR_3 16 H'FFFE98 Line status register_3 SCSPTR_3 16 H'FFFE98 I'C bus control register ICCR1 8 H'FFFE90 I'C bus control register 1 ICCR1 8 H'FFFE90 I'C bus interrupt enable register ICMR 8 H'FFFE90 Slave address register ICSR 8 H'FFFE90 Slave address register ICSR 8 H'FFFE90 I'C bus transmit data register ICDRT 8 H'FFFE90 I'C bus receive data register ICDRR 8 H'FFFE90 I'CDRT 8	H'FFFEE000	8		
	I <sup>2</sup> C bus control register 2	ICCR2	8	H'FFFEE001	8
	I <sup>2</sup> C bus mode register	ICMR	8	H'FFFEE002	8
	I <sup>2</sup> C bus interrupt enable register	ICIER	8	H'FFFEE003	8
	I <sup>2</sup> C bus status register	ICSR	8	H'FFFEE004	8
	Slave address register	SAR	8	H'FFFEE005	8
	I <sup>2</sup> C bus transmit data register	ICDRT	8	H'FFFEE006	8
	I <sup>2</sup> C bus receive data register	ICDRR	8	H'FFFEE007	8
	NF2CYC register	NF2CYC	8	H'FFFEE008	8



Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
ADC	A/D data register A_0	ADDRA_0	16	H'FFFE5800	16
	A/D data register B_0	ADDRB_0	16	H'FFFE5802	16
	A/D data register C_0	ADDRC_0	16	H'FFFE5804	16
	A/D data register D_0	ADDRD_0	16	H'FFFE5806	16
	A/D data register E_0	ADDRE_0	16	H'FFFE5808	16
	A/D data register F_0	ADDRF_0	16	H'FFFE580A	16
	A/D data register G_0	ADDRG_0	16	H'FFFE580C	16
	A/D data register H_0	ADDRH_0	16	H'FFFE580E	16
	A/D data register A_1	ADDRA_1	16	H'FFFE5810	16
	A/D data register B_1	ADDRB_1	16	H'FFFE5812	16
	A/D data register C_1	ADDRC_1	16	H'FFFE5814	16
	A/D data register D_1	ADDRD_1	16	H'FFFE5816	16
	A/D data register E_1	ADDRE_1	16	H'FFFE5818	16
	A/D data register F_1	ADDRF_1	16	H'FFFE581A	16
	A/D data register G_1	ADDRG_1	16	H'FFFE581C	16
	A/D data register H_1	ADDRH_1	16	H'FFFE581E	16
	A/D control/status register_0	ADCSR_0	16	H'FFFE5820	16
	A/D control/status register_1	ADCSR_1	16	H'FFFE5822	16
	A/D0, A/D1 control register	ADCR	16	H'FFFE5824	16
DAC	D/A data register 0	DADR0	8	H'FFFE6800	8, 16
	D/A data register 1	DADR1	ADDRG_0 16 H'FFFE580C  ADDRH_0 16 H'FFFE580E  ADDRA_1 16 H'FFFE5810  ADDRB_1 16 H'FFFE5812  ADDRC_1 16 H'FFFE5814  ADDRD_1 16 H'FFFE5816  ADDRE_1 16 H'FFFE5818  ADDRF_1 16 H'FFFE581A  ADDRG_1 16 H'FFFE581C  ADDRH_1 16 H'FFFE581C  ADDRH_1 16 H'FFFE5820  ADCSR_0 16 H'FFFE5822  ADCR 16 H'FFFE5824  DADRO 8 H'FFFE6800  DADR1 8 H'FFFE6801  DACR 8 H'FFFE6802  PAIORL 16 H'FFFE3804  PAIORL 16 H'FFFE3806  PACRH3 16 H'FFFE380C  PACRH2 16 H'FFFE380E  PACRL4 16 H'FFFE3810  PACRL4 16 H'FFFE3810	8, 16	
	D/A control register	DACR	8	H'FFFE6802	8, 16
PFC	Port A I/O register H	PAIORH	16	H'FFFE3804	8, 16, 32
	Port A I/O register L	PAIORL	16	H'FFFE3806	8, 16
	Port A control register H3	PACRH3	16	H'FFFE380A	8, 16
	Port A control register H2	PACRH2	16	H'FFFE380C	8, 16, 32
	Port A control register H1	PACRH1	16	H'FFFE380E	8, 16
	Port A control register L4	PACRL4	16	H'FFFE3810	8, 16, 32
	Port A control register L3	PACRL3	16	H'FFFE3812	8, 16
	Port A control register L2	PACRL2	16	H'FFFE3814	8, 16, 32
	Port A control register L1	PACRL1	16	H'FFFE3816	8, 16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
PFC	Port B I/O register	PBIOR	16	H'FFFE3886	8, 16
	Port B control register 3	PBCR3	16	H'FFFE3892	8, 16
	Port B control register 2	PBCR2	16	H'FFFE3894	8, 16, 32
	Port B control register 1	PBCR1	16	H'FFFE3896	8, 16
	Port C I/O register L	PCIORL	16	H'FFFE3906	8, 16
	Port C control register L1	PCCRL1	16	H'FFFE3916	8, 16
	Port D I/O register H	PDIORH	16	H'FFFE3984	8, 16, 32
	Port D I/O register L	PDIORL	16	H'FFFE3986	8, 16
	Port D control register H4	PDCRH4	16	H'FFFE3988	8, 16, 32
	Port D control register H3	PDCRH3	16	H'FFFE398A	8, 16
	Port D control register H2	PDCRH2	16	H'FFFE398C	8, 16, 32
	Port D control register H1	PDCRH1	16	H'FFFE398E	8, 16
	Port D control register L4	PDCRL4	16	H'FFFE3990	8, 16, 32
	Port D control register L3	PDCRL3	16	H'FFFE3992	8, 16
	Port E I/O register H	PEIORH	16	H'FFFE3A04	8, 16, 32
	Port E I/O register L	PEIORL	16	H'FFFE3A06	8, 16
	Port E control register H1	PECRH1	16	H'FFFE3A0E	8, 16
	Port E control register L4	PECRL4	16	H'FFFE3A10	8, 16, 32
	Port E control register L3	PECRL3	16	H'FFFE3A12	8, 16
	Port E control register L2	PECRL2	16	H'FFFE3A14	8, 16, 32
	Port E control register L1	PECRL1	16	H'FFFE3A16	8, 16
	IRQOUT function control register	IFCR	16	H'FFFE3A22	16
I/O port	Port A data register H	PADRH	16	H'FFFE3800	8, 16, 32
	Port A data register L	PADRL	16	H'FFFE3802	8, 16
	Port A port register H	PAPRH	16	H'FFFE381C	8, 16, 32
	Port A port register L	PAPRL	16	H'FFFE381E	8, 16
	Port B data register	PBDR	16	H'FFFE3882	8, 16
	Port B port register	PBPR	16	H'FFFE389E	8, 16
	Port C data register L	PCDRL	16	H'FFFE3902	8, 16
	Port C port register L	PCPRL	16	H'FFFE391E	8, 16

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
I/O port	Port D data register H	PDDRH	16	H'FFFE3980	8, 16, 32
	Port D data register L	PDDRL	16	H'FFFE3982	8, 16
	Port D port register H	PDPRH	16	H'FFFE399C	8, 16, 32
	Port D port register L	PDPRL	16	H'FFFE399E	8, 16
	Port E data register H	PEDRH	16	H'FFFE3A00	8, 16, 32
	Port E data register L	PEDRL	16	H'FFFE3A02	8, 16
	Port E port register H	PEPRH	16	H'FFFE3A1C	8, 16, 32
	Port E port register L	PEPRL	16	H'FFFE3A1E	8, 16
	Port F data register	PFDR	16	H'FFFE3A82	8, 16
Power-	Standby control register	STBCR	8	H'FFFE0014	8
down mode	Standby control register 2	STBCR2	8	H'FFFE0018	8
mode	System control register 1	SYSCR1	8	H'FFFE0402	8
	System control register 2	SYSCR2	8	H'FFFE0404	8
	Standby control register 3	STBCR3	8	H'FFFE0408	8
	Standby control register 4	STBCR4	8	H'FFFE040C	8
H-UDI	Instruction register	SDIR	16	H'FFFE2000	16

Note: \* The access sizes of the WDT registers are different between the read and write to prevent incorrect writing. For details, see section 14.3.4, Notes on Register Access.

## 24.2 Register Bits

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
CPG	FRQCR	_	_	_	CKOEN	_		STC[2:0]	
		_		IFC[2:0]		RNGS		PFC[2:0]	
	MCLKCR	MSSC	CS[1:0]		_	_	_	MSDIV	/S[1:0]
INTC	ICR0	NMIL	—		_		—		NMIE
			_	_	_	_	_	_	_
	ICR1	IRQ71S	IRQ70S	IRQ61S	IRQ60S	IRQ51S	IRQ50S	IRQ41S	IRQ40S
		IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
	ICR2		_	_	_	_	_	_	_
		PINT7S	PINT6S	PINT5S	PINT4S	PINT3S	PINT2S	PINT1S	PINT0S
	IRQRR		_	_	_	_	_	_	_
		IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
	PINTER		_	_	_	_	_	_	_
		PINT7E	PINT6E	PINT5E	PINT4E	PINT3E	PINT2E	PINT1E	PINT0E
	PIRR		_	_		_	_	_	_
		PINT7R	PINT6R	PINT5R	PINT4R	PINT3R	PINT2R	PINT1R	PINT0R
	IBCR	E15	E14	E13	E12	E11	E10	E9	E8
		E7	E6	E5	E4	E3	E2	E1	_
	IBNR	BE	[1:0]	BOVE	_				
			_		_		BN[3:0]		
	IPR01								
	IPR02								
	IPR05								
	IPR06								
	IPR07								

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
INTC	IPR08								
	IPR09								
	IPR10								
	IPR11								
	IPR12								
	IPR13								
	IPR14								
UBC	BAR_0	BA31	BA30	BA29	BA28	BA27	BA26	BA25	BA24
		BA23	BA22	BA21	BA20	BA19	BA18	BA17	BA16
		BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
		BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
	BAMR_0	BAM31	BAM30	BAM29	BAM28	BAM27	BAM26	BAM25	BAM24
		BAM23	BAM22	BAM21	BAM20	BAM19	BAM18	BAM17	BAM16
		BAM15	BAM14	BAM13	BAM12	BAM11	BAM10	BAM9	BAM8
		BAM7	BAM6	BAM5	BAM4	BAM3	BAM2	BAM1	BAM0
	BBR_0	_	_	UBID	DBE	_	_	CP[	1:0]
		CD	[1:0]	ID[	1:0]	RW	[1:0]	SZ[	1:0]
	BDR_0	BD31	BD30	BD29	BD28	BD27	BD26	BD25	BD24
		BD23	BD22	BD21	BD20	BD19	BD18	BD17	BD16
		BD15	BD14	BD13	BD12	BD11	BD10	BD9	BD8
		BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
UBC	BDMR_0	BDM31	BDM30	BDM29	BDM28	BDM27	BDM26	BDM25	BDM24	
		BDM23	BDM22	BDM21	BDM20	BDM19	BDM18	BDM17	BDM16	
		BDM15	BDM14	BDM13	BDM12	BDM11	BDM10	BDM9	BDM8	
		BDM7	BDM6	BDM5	BDM4	BDM3	BDM2	BDM1	BDM0	
	BAR_1	BA31	BA30	BA29	BA28	BA27	BA26	BA25	BA24	
		BA23	BA22	BA21	BA20	BA19	BA18	BA17	BA16	
		BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8	
		BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0	
	BAMR_1	BAM31	BAM30	BAM29	BAM28	BAM27	BAM26	BAM25	BAM24	
		BAM23	BAM22	BAM21	BAM20	BAM19	BAM18	BAM17	BAM16	
		BAM15	BAM14	BAM13	BAM12	BAM11	BAM10	BAM9	BAM8	
		BAM7	BAM6	BAM5	BAM4	ВАМ3	BAM2	BAM1	BAM0	
	BBR_1	_	_	UBID	DBE	_	_	CP[	1:0]	
		CD	CD[1:0]		1:0]	RW	RW[1:0]		SZ[1:0]	
	BDR_1	BD31	BD30	BD29	BD28	BD27	BD26	BD25	BD24	
		BD23	BD22	BD21	BD20	BD19	BD18	BD17	BD16	
		BD15	BD14	BD13	BD12	BD11	BD10	BD9	BD8	
		BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0	
	BDMR_1	BDM31	BDM30	BDM29	BDM28	BDM27	BDM26	BDM25	BDM24	
		BDM23	BDM22	BDM21	BDM20	BDM19	BDM18	BDM17	BDM16	
		BDM15	BDM14	BDM13	BDM12	BDM11	BDM10	BDM9	BDM8	
		BDM7	BDM6	BDM5	BDM4	BDM3	BDM2	BDM1	BDM0	
	BRCR	_	_	_	_			_	_	
		_	_	_	_		_	CKS	[1:0]	
		SCMFC0	SCMFC1	SCMFD0	SCMFD1			_	_	
		_	PCB1	PCB0	_	_	_	_	_	
Cache	CCR1		_	_	_		_	_	_	
		_	_	_	_	_	_	_	_	
			_	_	_	ICF	_	_	ICE	
					_	OCF		WT	OCE	

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
Cache	CCR2	_	_	_	_	_	_	_	_	
		_	_	_	_	_	_	_	LE	
		_	_	_	_	_	_	W3LOAD	W3LOCK	
			_		_		_	W2LOAD	W2LOCK	
BSC	CMNCR	_		_	_	_	_	_	_	
		_	_	_	_	_	_	_	_	
		_	_	_	_	BLOCK	DPRT	Y[1:0]	DMAIW[2]	
		DMA	W[1:0]	DMAIWA	_	_	_	HIZMEM	HIZCNT	
	CS0BCR	_		IWW[2:0]		IWRWD[2:0]			IWRWS[2]	
		IWRWS[1:0]		IWRRD[2:0]			IW		WRRS[2:0]	
		_		TYPE[2:0]		_	BSZ	[1:0]	_	
				_	_	_	_	_	_	
	CS1BCR	_		IWW[2:0]			IWRWD[2:0]		IWRWS[2]	
		IWRWS[1:0]			IWRRD[2:0]		IWRRS[2:0]			
				TYPE[2:0]		_	BSZ	[1:0]	_	
			_		_		_		_	
	CS2BCR	 IWRWS[1:0]		IWW[2:0]			IWRWD[2:0]	IWRWS[2]		
				IWRRD[2:0]			IWRRS[2:0]			
				TYPE[2:0]		_	BSZ	[1:0]	_	
		_	<u> </u>	_	_	_	_	_	_	
	CS3BCR			IWW[2:0]			IWRWD[2:0]		IWRWS[2]	
		IWRV	VS[1:0]	IWRRD[2:0]				IWRRS[2:0]		
				TYPE[2:0]		_	BSZ	[1:0]	_	
		_	<u> </u>	_	_	_	_	_	_	
	CS4BCR	_		IWW[2:0]		IWRWD[2:0]		IWRWS[2]		
		IWRV	IWRWS[1:0]		IWRRD[2:0]		IWRRS[2:0]			
		_		TYPE[2:0]	<u>,                                      </u>	_	BSZ	[1:0]	_	
		_	_	_		_	_	_	_	

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
BSC	CS5BCR	_		IWW[2:0]			WRWD[2:0]	•	IWRWS[2]	
		IWRV	VS[1:0]		IWRRD[2:0]		IWRRS[2:0]			
		_		TYPE[2:0]		_	BSZ[	[1:0]	_	
		_	_	_	_	_	_	_	_	
	CS6BCR	_		IWW[2:0]			WRWD[2:0]		IWRWS[2]	
		IWRV	VS[1:0]		IWRRD[2:0]			IWRRS[2:0	]	
		_		TYPE[2:0]		_	BSZ[	[1:0]	_	
		_	_	_	_	_	_	_	_	
	CS7BCR	_		IWW[2:0]			WRWD[2:0]		IWRWS[2]	
		IWRV	VS[1:0]	IWRRD[2:0] IWRRS[2				IWRRS[2:0	]	
		_		TYPE[2:0]	1	_	BSZ[	[1:0]	_	
		—	—	_		—		_		
	CS8BCR	_		IWW[2:0]			WRWD[2:0]		IWRWS[2]	
		IWRWS[1:0]		IWRRD[2:0]		IW		IWRRS[2:0		
		_		TYPE[2:0]	T	_	BSZ[	[1:0]	_	
		_	_	_	_	_	_	_	_	
	CS0WCR*1	_	_	_	_	_	_	_	_	
		_	_	_	BAS	_	_	_	_	
		_	_	_	SW	[1:0]		WR[3:1]		
		WR[0]	WM	_	_	_	_	HV	/[1:0]	
	CS0WCR*2		—	_	_	_		_		
		_	—	BST	[1:0]	_		BW	/[1:0]	
		_	_	_	_	_		W[3:1]		
		W[0]	WM	_	_	_	_	_	_	
	CS0WCR*6	_		_	_	_	_	_	_	
		_	—	_	_	—	_	BW[1:0]		
		_	_	_	_	_		W[3:1]		
		W[0]	WM	_		_		_	_	

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
BSC	CS1WCR*1	_	_	_	_	_	_	_	_	
		_	_	_	BAS	_		WW[2:0]		
		_	_	_	SW	[1:0]	WR[3:1]			
		WR[0]	WM	_	_	_	_	HW	<b>/</b> [1:0]	
	CS2WCR*1	_	_	_	_	_	_	_	_	
		_	_	_	BAS	_	_	_	_	
		_	_	_	_	_		WR[3:1]		
		WR[0]	WM	_	_	_	_	_	_	
	CS2WCR*3	_	_	_	_	_	_	_	_	
		_	_	_	_	_	_	_	_	
			—	—	_	—	—	_	A2CL[1]	
		A2CL[0]	_	_	_	_	_	_	_	
	CS3WCR*1	_	_	_	_	_	_	_	_	
		_	_	_	BAS	_	_	_	_	
		_	_	_	_	_		WR[3:1]		
		WR[0]	WM	_	_	_	_	_	_	
	CS3WCR*3	_	_	_	_	_	_	_	_	
		_	_	_	_	_	_	—	_	
		_	WTRI	P[1:0]	_	WTRO	D[1:0]	—	A3CL[1]	
		A3CL[0]	—	_	TRW	L[1:0]	— WTRC[1		C[1:0]	
	CS4WCR*1	_	_	_	_	_	_	_	_	
		_	_	_	BAS	_		WW[2:0]		
		_	_	_	SW	[1:0]		WR[3:1]		
		WR[0]	WM	_	_	_	_	HW[1:0]		
	CS4WCR* <sup>2</sup>	_		_	_	_	_	_	_	
		_	—	BST	[1:0]	_	_	— BW[1:0]		
		_	_	_	SW	[1:0]		W[3:1]		
		W[0]	WM	_	_	_	_	HW	<b>/</b> [1:0]	



Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
BSC	CS5WCR*1	_	_	_	_	_	_	_	_		
		_	_	SZSEL	MPXW/BAS			WW[2:0]			
		_		_	SW	[1:0]	WR[3:1]				
		WR[0]	WM	_	_	_	_	HW	/[1:0]		
	CS5WCR*4	_	_	_	_	_	_	_	_		
		_	_	SA	[1:0]	_	_	_			
				TED	[3:0]		PCW[3:1]				
		PCW[0]	WM		_		TEH[3:0]				
	CS6WCR*1	_	_	_	_	_	_		_		
		_	_		BAS	_	_	_	_		
		_	_	_	SW	[1:0]	WR[3:1]				
		WR[0]	WM		_	—		HW	/[1:0]		
	CS6WCR* <sup>4</sup>	_	_	_	_	_	_	_	_		
		_	_	SA	[1:0]	_	-				
		_		TED	TED[3:0] PCW[3:1]						
		PCW[0]	WM	_	_		TEH[3:0]				
	CS6WCR*5	_	_		_		_	_	_		
		_	_	MPXA	.W[1:0]	MPXMD	— BW[1:0]				
		_	_		_			W[3:1]			
		W[0]	WM		_	—					
	CS7WCR*1	_			_	—					
		_			BAS	—	WW[2:0]				
		_	_	_	SW	[1:0]	WR[3:1]				
		WR[0]	WM	_	_	_	_	HW	/[1:0]		
	CS8WCR*1	_	_		_	_	_	_	_		
		_	_	_	BAS	_	WW[2:0]				
		_	_	_	SW	[1:0]	WR[3:1]				
		WR[0]	WM	_	_	_	_	HW	/[1:0]		

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
BSC	SDCR	_	_	_	_	_	_	_	_
		_	_	_	A2ROW[1:0] —		_	A2COL[1:0]	
		_	_	DEEP	SLOW	RFSH	RMODE	PDOWN	BACTV
		_	_	_	A3RO	W[1:0]	_	A3COL[1:0]	
	RTCSR	_	_	_	_		_	_	_
		_		_	_		_		
								_	
		CMF	CMIE		CKS[2:0]			RRC[2:0]	
	RTCNT	_		_	_		_	_	_
		_		_	_		_		_
		_	_	_	_	_	_	_	_
	RTCOR			_	_		_	_	_
			_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	ACSWR		_	_	_	_	_	_	_
			_	_	_	_	_	_	_
				_	_	_			
	A OLUEND		_	— — ACOSW[3:0]					
	ACKEYR				ACKE	Y[7:0] 			
DMAC	SAR_0							_	
			_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	DAD 6	_	_	_	_	_	_	_	_
	DAR_0			_	_			_	
			_	_	_		_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	



Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	DMATCR_0	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	
		_			_		_	_	
	CHCR_0	TC		_	RLD		_	_	
		DO	TL	_   _		HE	HIE	AM	AL
		DM	<b>I</b> [1:0]	SM	[1:0]	F		3:0]	
		DL	DS	ТВ	TS[	[1:0]	IE	TE	DE
	RSAR_0	_			_		_	_	
			_	_	_	_	_	_	
					_	—	_	_	—
		_	_	_	_	_	_	_	
	RDAR_0	_			_		_	_	
		_			_		_	_	
			_	_	_	_	_	_	
			_		_		_	_	
	RDMATCR_0		_	_	_	_	_		_
		_			_		_	_	
					_		_	_	
					_		_	_	
	SAR_1	_			_		_	_	
		_	_		_		_	_	
		_	_		_	_	_	_	_
			_		_		_	_	_
	DAR1	_	_	_	_		_	_	_
		_	_	_	_	_	_	_	_
		_	_		_		_	_	_
				_		_			_

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	DMATCR_1	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_			_	_	
	CHCR_1	TC	_	_	RLD	_	_	_	_
		DO	TL	_	_	HE	HIE	AM	AL
		DM	l[1:0]	SM	[1:0]		RS[	3:0]	
		DL	DS	ТВ	TS[	1:0]	IE	TE	DE
	RSAR_1		_	_	_	_	_	_	—
				_			_	_	
								_	
		_	_	_	_	_	_	_	_
	RDAR_1		_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	_		_		_	_	
		_	_	_	_	_	_	_	_
	RDMATCR_1	_	_	<u> </u>	_	_	_	_	_
		_	_	<u> </u>	_	_	_	_	_
		_	_	<u> </u>	_	_	_	_	_
		_	_	_	_	_	_	_	_
	SAR_2	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_		_
		_	_	_	_	_	_	_	_
	DAR_2		_	_	_	_	_	_	<u> </u>
			_	_	_	_	_	_	<u> </u>
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_



Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	DMATCR_2	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	CHCR_2	TC	_	_	RLD	_	_	_	_
		DO	_	_	_	HE	HIE	AM	AL
		DM	[1:0]	SM	[1:0]		RS[	3:0]	
		DL	DS	ТВ	TS[	1:0]	IE	TE	DE
	RSAR_2	_	_		_	_	_	_	_
		_	_	_	_	_	_	_	_
			_	_	_	—	_	_	_
		_	_	_	_	_	_	—	_
	RDAR_2		_	_	_	_	_	_	_
		_	_		_	_	_	_	_
		_	_	_	_	_	_		_
		_	_		_	_		—	_
	RDMATCR_2	_	_	_	_	_	_		_
		_	_	_	_	_	_		_
		_	_	_	_	_	_		_
		_	_	_	_	_	_	_	_
	SAR_3		_	_	_	_	_	_	_
		_	_		_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	DAR_3	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_		_	_	_		_	_

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	DMATCR_3	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
					_	_	_	_	
	CHCR_3	TC	_	_	RLD	_	_	_	_
		DO	_	_	_	HE	HIE	AM	AL
		DM	l[1:0]	SM	[1:0]		RS[	3:0]	
		DL	DS	ТВ	TS[	1:0]	IE	TE	DE
	RSAR_3		_	_	_	—		_	—
						_		_	
						—		_	
		_	_	_	_	_			_
	RDAR_3		_	_	_	_		_	_
			_	_	_	_			_
			_	_	_	_		_	
		_	_	_	_	_	_	_	_
	RDMATCR_3	_	_	_	_	_	_		_
		_	_	_	_	_	_		_
		_	_	_	_	_	_		_
		_	_	_	_	_			_
	SAR_4		_	_	_	_			_
						_			
				_	_	_		—	—
		_	_	_	_	_	_	_	_
	DAR_4		_	_	_	_	_	_	_
			_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	_	_	_	_	_		_



Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	DMATCR_4	_		_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_		_	_	_	_	_	_
	CHCR_4	TC	_	_	RLD	_	_	_	_
		_	_	_	_	HE	HIE	_	_
		DM	[1:0]	SM	[1:0]		RS[	3:0]	<u> </u>
		_	_	ТВ	TS[	1:0]	IE	TE	DE
	RSAR_4	_	_	_	_	_	_	_	_
		_	_		_	_	_	_	_
		_	_		_	_	_	_	_
		_	_	_	_	_	_	_	_
	RDAR_4		_		_	_	_	_	_
		_	_	_	_	_	_	_	_
			_	_	_	_	_	—	_
		_	_	_	_	_	_	—	_
	RDMATCR_4	_	_		_	_	_	—	_
		_	_		_	_	_	_	_
		_	_		_	_	_	_	_
		_	_		_	_	_	_	_
	SAR_5	_	_		_	_	_	_	_
		_	_		_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	DAR_5		_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_			

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	DMATCR_5	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
			_	_		_	_	_	
	CHCR_5	TC	_	_	RLD	_	_	_	_
			_	_	_	HE	HIE	_	
		DM	[1:0]	SM	[1:0]		RS[3	3:0]	
		_	_	ТВ	TS[	1:0]	IE	TE	DE
	RSAR_5		_	_	_	_	_	_	_
			_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	RDAR_5		_	_	<u>—</u>	_	_	_	_
			_	_	_	_	_	_	_
			_	_	_	_	_	—	_
		_	_	_	_	_	_	_	_
	RDMATCR_5		_	_	_	_	_	—	_
			_	_	_	_	_	_	_
			_	_	_	_	_	—	_
		_	_	_	_	_	_	—	_
	SAR_6		_	_	_	_	_	—	_
			_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	DAR_6		_	_	_	_	_	_	_
			_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	_	_	_	_	_	—	



Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	DMATCR_6	_	_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	CHCR_6	TC			RLD			_	_
			_	_	_	HE	HIE	_	_
		DM	l[1:0]	SM	[1:0]		RS[3	3:0]	
			<u>—</u>	ТВ	TS[	1:0]	IE	TE	DE
	RSAR_6		_	_	_	_	_	_	_
			_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	RDAR_6		_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_		_	_	_		_	_
		_	_	_	_	_	_	—	_
	RDMATCR_6	_		_	_	_	_	_	_
			_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	SAR_7		_	_	_	_	_	_	_
			_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_	_	_	_	_	_	_	_
	DAR_7	_	_	_	_	_	_	_	_
			_	_	_	_	_	_	_
		_		_	_	_	_	_	_
		_				_		_	_

Module	Register	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	
Name	Abbreviation	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0	
DMAC	DMATCR_7	_	_	_	_		_	_	_	
		_		_	_	_	_	_	_	
		_	_	_	_		_	_	_	
			_	_	_		_		_	
	CHCR_7	TC	_	_	RLD	_	_	_	_	
			_	_	_	HE	HIE		_	
		DM	<b>I</b> [1:0]	SM	[1:0]		RS[	3:0]		
			—	ТВ	TS[	1:0]	IE	TE	DE	
	RSAR_7		_	_	_		_		_	
			_	_	_	_	_	—	_	
			_	_	_	_	_	—	_	
		_	_	_	_	_	_	_	_	
	RDAR_7	_	_	_	<del>-</del>	_	_	_	_	
	TIDAN_1	_	_	_	<del>-</del>	_	_	_	_	
		_	_	_	_	_	_	_	_	
		_	_	_	_	_	_	_	_	
	RDMATCR_7	_	_	_	_	_	_	_	_	
		_	_	_	_	_	_	_	_	
			—	_	—	_	_	_	_	
		_	—	_	_	_	_	_	_	
	DMAOR			CMS	S[1:0]	_	_	PR	[1:0]	
		_	_	_	_		AE	NMIF	DME	
	DMARS0			CH1 M	IID[5:0]			CH1 F	RID[1:0]	
				CH0 M	IID[5:0]			CH0 F	RID[1:0]	
	DMARS1			CH3 M	IID[5:0]			СНЗ Р	RID[1:0]	
				CH2 M	IID[5:0]			CH2 F	RID[1:0]	
	DMARS2			CH5 M	CH5 MID[5:0]				RID[1:0]	
					CH4 RID[1:0]					
	DMARS3			CH7 M	IID[5:0]			CH7 RID[1:0]		
				CH6 M	IID[5:0]			CH6 F	RID[1:0]	

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
MTU2	TCR_3		CCLR[2:0]		CKE	G[1:0]		TPSC[2:0]			
	TCR_4		CCLR[2:0]		CKE	G[1:0]		TPSC[2:0]			
	TMDR_3	_	_	BFB	BFA		MD[	3:0]			
	TMDR_4	_	_	BFB	BFA		MD[	3:0]			
	TIORH_3		IOB	[3:0]		IOA[3:0]					
	TIORL_3		IOD	[3:0]		IOC[3:0]					
	TIORH_4		IOB	[3:0]	IOA[3:0]						
	TIORL_4		IOD	[3:0]			IOC[3:0]				
	TIER_3	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA		
	TIER_4	TTGE	TTGE2	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA		
	TOER	_	_	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B		
	TGCR	_	BDC	N	Р	FB	WF	VF	UF		
	TOCR1	_	PSYE	_	_	TOCL	TOCS	OLSN	OLSP		
	TOCR2	BF[1:0]		OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P		
	TCNT_3										
	TCNT_4										
	TCDR										
	TDDR										
	TGRA_3										
	TGRB_3										
	TGRA_4										
	TGRB_4										
	TCNTS										
	TCBR										
	TGRC_3										
	TGRD_3										
	TGRC_4										

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
MTU2	TGRD_4								
	TSR_3	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
	TSR_4	TCFD		_	TCFV	TGFD	TGFC	TGFB	TGFA
	TITCR	T3AEN		3ACOR[2:0]		T4VEN	4VCOR[2:0]		
	TITCNT	_		3ACNT[2:0]		_		4VCNT[2:0	]
	TBTER	_	_	_	_	_	_	ВТЕ	E[1:0]
	TDER	_	_	_	_	_	_	_	TDER
	TOLBR	_	_	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
	TBTM_3	_	_	_	_	_	_	TTSB	TTSA
	TBTM_4	_	_	_	_	_	_	TTSB	TTSA
	TADCR	BF	[1:0]	_	_	_	_		_
		UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE
	TADCORA_4								
	TADCORB_4								
	TADCOBRA_4								
	TADCOBRB_4								
	TSYCR	CE0A	CE0B	CE0C	CE0D	CE1A	CE1B	CE2A	CE2B
	TWCR	CCE	_	_	_	_	_	_	WRE
	TSTR	CST4	CST3	_	_	_	CST2	CST1	CST0
	TSYR	SYNC4	SYNC3	_	_	_	SYNC2	SYNC1	SYNC0
	TCSYSTR	SCH0	SCH1	SCH2	SCH3	SCH4	_	SCH3S	SCH4S
	TRWER	_	_	_	_	_	_	_	RWE
	TCR_0		CCLR[2:0]		CKE	G[1:0]		TPSC[2:0]	
	TMDR_0	_	BFE	BFB	BFA		MD[	3:0]	
	TIORH_0		IOB	[3:0]			IOA[	[3:0]	
	TIORL_0		IOD	[3:0]			IOC	[3:0]	
	TIER_0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
	TSR_0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
	TCNT_0								
	TGRA_0								
	TGRB_0								

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
MTU2	TGRC_0									
	TGRD_0									
	TGRE_0									
	TGRF_0									
	TIER2_0	TTGE2	_	_	_	_	_	TGIEF	TGIEE	
	TSR2_0	_	_	_	_	_	_	TGFF	TGFE	
	TBTM_0	I_0 — — — — TTSE					TTSE	TTSB	TTSA	
	TCR_1	_	CCLF	R[1:0]	CKE	G[1:0]		TPSC[2:0]	1	
	TMDR_1	_	_	_	_	MD[3:0]				
	TIOR_1		IOB	[3:0]	<u> </u>		IOA[	[3:0]		
	TIER_1	TTGE		TCIEU	TCIEV		_	TGIEB	TGIEA	
	TSR_1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	
	TCNT_1									
	TGRA_1									
	TGRB_1									
	TICCR	_	_	_	_	I2BE	I2AE	I1BE	I1AE	
	TCR_2	_	CCLF	R[1:0]	CKE	G[1:0]		TPSC[2:0]		
	TMDR_2	_	_	_	_		MD[	3:0]		
	TIOR_2		IOB	[3:0]			IOA[	[3:0]		
	TIER_2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	
	TSR_2	TCFD	_	TCFU	TCFV		_	TGFB	TGFA	
	TCNT_2									
	TGRA_2									
	TGRB_2									
	TCNTU_5									
	TGRU_5									
	TCRU_5	_	_	_	_	— — TPSC[1:0]			C[1:0]	
	TIORU_5	_	_	_			IOC[4:0]			
	TCNTV_5									
	TGRV_5									
	TCRV_5	_	_		_	_		TPS	C[1:0]	

Module	Register	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit		
Name	Abbreviation	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0		
MTU2	TIORV_5	_	_	_			IOC[4:0]				
	TCNTW_5										
	TGRW_5										
	TCRW_5	_	_	_	_	_	_	TPS	C[1:0]		
	TIORW_5	_	_	_		_	IOC[4:0]	_			
	TSR_5					_	CMFU5	CMFV5	CMFW5		
	TIER_5	_		_		_	TGIE5U	TGIE5V	TGIE5W		
	TSTR_5	_	_	_	_	_	CSTU5	CSTV5	CSTW5		
	TCNTCMPCLR	_	_	_	_	_	CMPCLR 5U	CMPCLR 5V	CMPCLR 5W		
MTU2S	TCR_3S		CCLR[2:0]		CKE	G[1:0]		TPSC[2:0]			
	TCR_4S		CCLR[2:0]		CKE	G[1:0]		TPSC[2:0]			
	TMDR_3S	_	_	BFB	BFA		MD[	3:0]			
	TMDR_4S	_		BFB	BFA		MD[3:0]				
	TIORH_3S		IOB	[3:0]	l		IOA[	3:0]			
	TIORL_3S		IOD	[3:0]			IOC[	[3:0]			
	TIORH_4S		IOB	[3:0]			IOA[	[3:0]			
	TIORL_4S		IOD	[3:0]		IOC[3:0]					
	TIER_3S	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA		
	TIER_4S	TTGE	TTGE2	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA		
	TOERS	_	_	OE4D	OE4C	OE3D	OE4B	OE4A	OE3B		
	TGCRS	_	BDC	N	Р	FB	WF	VF	UF		
	TOCR1S	_	PSYE	_	_	TOCL	TOCS	OLSN	PLSP		
	TOCR2S	BF	[1:0]	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P		
	TCNT_3S										
	TCNT_4S										
	TCDRS										
	TDDRS										
	TGRA_3S										
	TGRB_3S										
	TGRA_4S										
	TGRB_4S										

Module	Register	Bit	Bit						
Name	Abbreviation	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
MTU2S	TCNTSS								
	TCBRS								
	TGRC_3S								
	TGRD_3S								
	TGRC_4S								
	TGRD_4S								
	TSR_3S	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
	TSR_4S	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
	TITCRS	T3AEN		3ACOR[2:0]		T4VEN	2	4VCOR[2:0]	
	TITCNTS	_		3ACNT[2:0]		_		4VCNT[2:0]	
	TBTERS	_	_	_	_	_	_	ВТЕ	[1:0]
	TDERS	_	_	_	_	_	_	_	TDER
	TOLBRS	_	_	OLS3N	OLS3P	OLS2N	OLS2P	OLS1N	OLS1P
	TBTM_3S	_	_	_	_	_	_	TTSB	TTSA
	TBTM_4S	_	_	_	_	_	_	TTSB	TTSA
	TADCRS	BF	[1:0]	_	_	_	_	_	_
		UT4AE	DT4AE	UT4BE	DT4BE	ITA3AE	ITA4VE	ITB3AE	ITB4VE
	TADCORA_4S								
	TADCORB_4S								
	TADCOBRA_4S								
	TADCOBRB_4S								
	TSYCRS	CE0A	CE0B	CE0C	CE0D	CE1A	CE1B	CE2A	CE2B
	TWCRS	CCE	_	_	_	_	_	_	WRE
	TSTRS	CST4	CST3	_	_	_	CST2	CST1	CST0
	TSYRS	SYNC4	SYNC3	_	_	_	SYNC2	SYNC1	SYNC0
	TRWERS	_	_	_	_	_	_	_	RWE
	TCNTU_5S								
	TGRU_5S								
	TCRU_5S	_	_	_	_	_	_	TPS	C[1:0]
	TIORU_5S	_	_	_		•	IOC[4:0]		
	TCNTV_5S								

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
MTU2S	TGRV_5S								
	TCRV_5S	_	_	_	_	_	_	TPSC[1:0]	
	TIORV_5S	_	_	_		I.	IOC[4:0]		
	TCNTW_5S								
	TGRW_5S								
	TCRW_5S	_	_	_	_	_	_	TPS	C[1:0]
	TIORW_5S	_	_	_		<u>'</u>	IOC[4:0]		
	TSR_5S	_	_	_	_	_	CMFU5	CMFV5	CMFW5
	TIER_5S	_		_	_	_	TGIE5U	TGIE5V	TGIE5W
	TSTR_5S	_	_	_	_	_	CSTU5	CSTV5	CSTW5
	TCNTCMPCLRS	_	_	_	_	_	CMPCLR 5U	CMPCLR 5V	CMPCLR 5W
POE2	ICSR1	POE3F	POE2F	POE1F	POE0F	_	_	_	PIE1
		POE3M[1:0]		POE2	M[1:0]	POE1	M[1:0]	POE	M[1:0]
	OCSR1	OSF1	_	_	_	_	_	OCE1	OIE1
		_	_	_	_	_	_	_	_
	ICSR2	POE7F	POE6F	POE5F	POE4F	_	_	_	PIE2
		POE7	M[1:0]	POE6	M[1:0]	POE5M[1:0]		POE4	M[1:0]
	OCSR2	OSF2	_	_	_	_	_	OCE2	OIE2
		_	_	_	_	_	_	_	_
	ICSR3	_	_	_	POE8F	_	_	POE8E	PIE3
		_	_	_	_	_	_	POE8	M[1:0]
	SPOER	_			_	_	MTU2S HIZ	MTU2 CH0HIZ	MTU2 CH34HIZ
	POECR1	_	_	_	_	MTU2 PE3ZE	MTU2 PE2ZE	MTU2 PE1ZE	MTU2 PE0ZE
	POECR2	_	MTU2 P1CZE	MTU2 P2CZE	MTU2 P3CZE	_	MTU2S P1CZE	MTU2S P2CZE	MTU2S P3CZE
		_	MTU2S P4CZE	MTU2S P5CZE	MTU2S P6CZE	_	MTU2S P7CZE	MTU2S P8CZE	MTU2S P9CZE



Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
CMT	CMSTR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	STR1	STR0
	CMCSR_0	_	_	_	_	_	_	_	_
		CMF	CMIE	/IE — —		_	_	CKS	6[1:0]
	CMCNT_0								
	CMCOR_0								
	CMCSR_1	_	_	_	_	_	_	_	_
		CMF	CMIE	_	_	_	_	CKS	[1:0]
	CMCNT_1								
	CMCOR_1								
WDT	WTCSR	IOVF	WT/ĪT	TME	_	_		CKS[2:0]	
	WTCNT								
	WRCSR	WOVF	RSTE	RSTS	_	_	_	_	_
SCIF	SCSMR_0	_	_	_	_	_	_	_	_
		C/Ā	CHR	PE	O/Ē	STOP	_	CKS	G[1:0]
	SCBRR_0								
	SCSCR_0	_	_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE	[1:0]
	SCFTDR_0								
	SCFSR_0		PEF	R[3:0]			FER[	[3:0]	
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_0								
	SCFCR_0		_	_	_	_		RSTRG[2:0]	
		RTR	G[1:0]	TTRG[1:0]		MCE TFRST RFRST LC		LOOP	
	SCFDR_0				- T[4:0]				
		_					R[4:0]		

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
SCIF	SCSPTR_0	_	_	_	_	_	_	_	_
		RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_0	_	_	_	_	_	_	_	_
		_	_	_	_		_	_	ORER
	SCSMR_1		_	_	_	_	_	_	_
		C/Ā	CHR	PE	O/Ē	STOP	_	CKS	[1:0]
	SCBRR_1								
	SCSCR_1		_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE	[1:0]
	SCFTDR_1								
	SCFSR_1		PEF	R[3:0]			FER	[3:0]	
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_1								
	SCFCR_1						1	RSTRG[2:0]	
		RTRO	G[1:0]	TTRO	G[1:0]	MCE	TFRST	RFRST	LOOP
	SCFDR_1	_	_	_	T[4:0]				
		_	_	_		R[4:0]			
	SCSPTR_1	_	_	_	_	_	_	_	_
		RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_1	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	ORER
	SCSMR_2	_	_	_	_	_	_	_	_
		C/A	CHR	PE	O/Ē	STOP	_	CKS	[1:0]
	SCBRR_2								
	SCSCR_2	_	_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE	[1:0]
	SCFTDR_2								
	SCFSR_2	PER[3:0]				FER[3:0]			
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_2								



Module	Register	Bit	Bit						
Name	Abbreviation	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
SCIF	SCFCR_2	_	_	_	_	_	ı	RSTRG[2:0]	,
		RTR	G[1:0]	TTRO	G[1:0]	MCE	TFRST	RFRST	LOOP
	SCFDR_2		_	_			T[4:0]		
		_	_	_			R[4:0]		
	SCSPTR_2	_	_	_	_	_	_	_	_
		RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_2	_	_	_	_	_	_	_	
		_	_	_		_	_	_	ORER
	SCSMR_3	_	_	_	_	_	_	_	_
		C/A	CHR	PE	O/Ē	STOP	_	CKS	5[1:0]
	SCBRR_3								
	SCSCR_3	_	_	_	_	_	_	_	_
		TIE	RIE	TE	RE	REIE	_	CKE	[1:0]
	SCFTDR_3								
	SCFSR_3		PEF	R[3:0]			FER[	[3:0]	
		ER	TEND	TDFE	BRK	FER	PER	RDF	DR
	SCFRDR_3								
	SCFCR_3	_	_	_	_	_	ı	RSTRG[2:0]	
		RTR	G[1:0]	TTRO	G[1:0]	MCE	TFRST	RFRST	LOOP
	SCFDR_3	_	_	_			T[4:0]		
			_	_			R[4:0]		
	SCSPTR_3	_	_	_	_	_	_	_	_
		RTSIO	RTSDT	CTSIO	CTSDT	SCKIO	SCKDT	SPB2IO	SPB2DT
	SCLSR_3	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	ORER
IIC3	ICCR1	ICE	RCVD	MST	TRS		CKS	[3:0]	
	ICCR2	BBSY	SCP	SDAO	SDAOP	SCLO	_	IICRST	_
	ICMR	MLS	_	_	_	BCWP		BC[2:0]	
	ICIER	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
	ICSR	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ
	SAR			•	SVA[6:0]			•	FS

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
IIC3	ICDRT								
	ICDRR								
	NF2CYC			_			_	_	NF2CYC
ADC	ADDRA_0								
				_	_	_	_	_	_
	ADDRB_0								
				_	_	_	_	_	_
	ADDRC_0								
				_	_	_	_	_	_
	ADDRD_0								
				_	_	_	_	_	_
	ADDRE_0								
				_	_	_	_	_	_
	ADDRF_0								
				<u> </u>				_	_
	ADDRG_0								
	ADDDII 6			_		_	_	_	_
	ADDRH_0								
	ADDDA 1			_	_	_	_	_	_
	ADDRA_1								_
	ADDRB_1								
	7.00110_1			_	_	_	_	_	_
	ADDRC_1								
				_	_	_	_	_	_
	ADDRD_1								
				_	_	_	_	_	_
	ADDRE_1								
				_	_	_	_	_	_
	ADDRF_1								
				_	_				

ter	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
vi	ion 31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
G_								
				_	_	_		_
H_								
			_	_	_	_	_	_
R_	ADF	ADIE	ADST	_		TRGS	[3:0]	
	CKS	S[1:0]		MDS[2:0]			CH[2:0]	
R_	ADF	ADIE	ADST			TRGS	[3:0]	
	CKS	S[1:0]		MDS[2:0]	<b>!</b>		CH[2:0]	
}	DSMP	_	_	_	_	_	_	_
	_	_		_	_	_	_	_
0								
1								
ì	DAOE1	DAOE0	DAE	_	_	_	_	_
RН	_	_		_	_	_	PA25IOR	PA24IOR
	PA23IOR	PA22IOR	PA21IOR	PA20IOR	PA19IOR	PA18IOR	PA17IOR	PA16IOR
٦L	_	_	PA13IOR	PA12IOR	PA11IOR	_	PA9IOR	PA8IOR
	PA7IOR	PA6IOR	PA5IOR	PA4IOR	PA3IOR	PA2IOR	PA1IOR	PA0IOR
НЗ	_	_		_	_	_		_
	_		PA25MD[2:0	]	_	PA24MD[2:0]		
H2	_	_	PA23N	ИD[1:0]	_	_	PA22N	MD[1:0]
	_		PA21MD[2:0	]	_	Р	A20MD[2:0	]
Н1	_		PA19MD[2:0	]	_	Р	A18MD[2:0	<u> </u>
	_	_	PA17N	ИD[1:0]	_	Р	A16MD[2:0	<u> </u>
L4	_	_	_	_	_	_	_	_
	_	_	PA13N	/ID[1:0]	_	_	PA12N	MD[1:0]
L3		_	PA11N	ИD[1:0]	_	_	_	_
	_		PA9MD[2:0]		_	PA8MD[2:0]		
L2	_	_	PA7M	ID[1:0]	_	— PA6MD[1:0]		1D[1:0]
	_	— PA5MD[2:0]			_	PA4MD[2:0]		
L1	_	PA3MD[2:0]			_	PA2MD[2:0]		
	_		-			PA0MD[2:0]		
L1						_ _ _	F	— PA2MD[2:0]

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
PFC	PBIOR	_	_	_	_	_	_	PB9IOR	_
		_	_	PB5IOR	PB4IOR	_	_	_	_
	PBCR3	_	_	_	_	_	_	_	_
		_		PB9MD[2:0]		_	_	_	_
	PBCR2		_	_	_	_	_	_	_
		_		PB5MD[2:0]		_	F	PB4MD[2:0]	
	PBCR1	_		PB3MD[2:0]		_	F	PB2MD[2:0]	
		_	_	_	_	_	_	_	_
	PCIORL	_	_	_	_	_	_	_	_
		_	_		_	_	_	PC1IOR	PC0IOR
	PCCRL1	_	_		_	_	_	_	_
		_	_	_	PC1MD	_	_	_	PC0MD
	PDIORH	PD31IOR	PD30IOR	PD29IOR	PD28IOR	PD27IOR	PD26IOR	PD25IOR	PD24IOR
		PD23IOR	PD22IOR	PD21IOR	PD20IOR	PD19IOR	PD18IOR	PD17IOR	PD16IOR
	PDIORL	PD15IOR	PD14IOR	PD13IOR	PD12IOR	PD11IOR	PD10IOR	PD9IOR	PD8IOR
		_	_			_	_	_	_
	PDCRH4	_	_	PD31N	/ID[1:0]	_	_	- PD30MD[1:0]	
		_	_	PD29N	/ID[1:0]	_	_	PD28MD[1:0]	
	PDCRH3	_	_	PD27N	/ID[1:0]	_	_	PD26N	MD[1:0]
		_	_	PD25N	/ID[1:0]	_	_	PD24N	MD[1:0]
	PDCRH2	_	_	PD23N	/ID[1:0]	_	Р	D22MD[2:0	]
		_		PD21MD[2:0	]	_	Р	D20MD[2:0	]
	PDCRH1	_		PD19MD[2:0	]	_	Р	D18MD[2:0	]
		_		PD17MD[2:0	]	_	Р	D16MD[2:0	]
	PDCRL4	_	_	PD15N	/ID[1:0]	_	_	PD14N	MD[1:0]
		_	_	PD13N	/ID[1:0]	_	_	PD12N	MD[1:0]
	PDCRL3	_	_	PD11N	/ID[1:0]	_	—	PD10N	MD[1:0]
		_	_	PD9M	ID[1:0]	_	—	PD8M	1D[1:0]
	PEIORH	_	_	_	_	_	—	_	_
		_	_	_	_	_	_	_	PE16IOR



Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
PFC	PEIORL	PE15IOR	PE14IOR	PE13IOR	PE12IOR	PE11IOR	PE10IOR	PE9IOR	PE8IOR
		PE7IOR	PE6IOR	PE5IOR	PE4IOR	PE3IOR	PE2IOR	PE1IOR	PE0IOR
	PECRH1	_	_	_	_	_	_	_	_
		_	_	_	_	_	Р	E16MD[2:0	]
	PECRL4	_		PE15MD[2:0	]	_	Р	E14MD[2:0	]
		_	_	PE13N	1D[1:0]	_	_	PE12N	MD[1:0]
	PECRL3	_		PE11MD[2:0	]	_	_	PE10N	MD[1:0]
		_		PE9MD[2:0]		_	_	PE8M	1D[1:0]
	PECRL2	_		PE7MD[2:0]		_	F	PE6MD[2:0]	
		_		PE5MD[2:0]		_	F	PE4MD[2:0]	
	PECRL1	_	_	PE3M	D[1:0]	_	_	PE2M	1D[1:0]
		_	_	PE1M	D[1:0]	_	_	PE0M	1D[1:0]
	IFCR	_	_		_			—	
		_	_		_	IRQM	ID[3:2]	IRQM	ID[1:0]
I/O port	PADRH		_	_	_	_	_	PA25DR	PA24DR
		PA23DR	PA22DR	PA21DR	PA20DR	PA19DR	PA18DR	PA17DR	PA16DR
	PADRL	_	_	PA13DR	PA12DR	PA11DR	_	PA9DR	PA8DR
		PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR
	PAPRH	_	_	_	_	_	_	PA25PR	PA24PR
		PA23PR	PA22PR	PA21PR	PA20PR	PA19PR	PA18PR	PA17PR	PA16PR
	PAPRL	_	_	PA13PR	PA12PR	PA11PR	_	PA9PR	PA8PR
		PA7PR	PA6PR	PA5PR	PA4PR	PA3PR	PA2PR	PA1PR	PA0PR
	PBDR		_	_	_	_	_	PB9DR	_
		_	_	PB5DR	PB4DR	PB3DR	PB2DR		_
	PBPR				_			PB9PR	
		_	_	PB5PR	PB4PR	PB3PR	PB2PR		_
	PCDRL		_	_	_	_	_	_	_
		_	_	_	_	_	_	PC1DR	PC0DR
	PCPRL	_	_	_	_	_	_	_	_
			_	_	_	_	_	PC1PR	PC0PR

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
I/O port	PDDRH	PD31DR	PD30DR	PD29DR	PD28DR	PD27DR	PD26DR	PD25DR	PD24DR
		PD23DR	PD22DR	PD21DR	PD20DR	PD19DR	PD18DR	PD17DR	PD16DR
	PDDRL	PD15DR	PD14DR	PD13DR	PD12DR	PD11DR	PD10DR	PD9DR	PD8DR
		_	_	_	_	_	_	_	_
	PDPRH	PD31PR	PD30PR	PD29PR	PD28PR	PD27PR	PD26PR	PD25PR	PD24PR
		PD23PR	PD22PR	PD21PR	PD20PR	PD19PR	PD18PR	PD17PR	PD16PR
	PDPRL	PD15PR	PD14PR	PD13PR	PD12PR	PD11PR	PD10PR	PD9PR	PD8PR
		_	_	_	_	_	_	_	_
	PEDRH	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	PE16DR
	PEDRL	PE15DR	PE14DR	PE13DR	PE12DR	PE11DR	PE10DR	PE9DR	PE8DR
		PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
	PEPRH	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_	PE16PR
	PEPRL	PE15PR	PE14PR	PE13PR	PE12PR	PE11PR	PE10PR	PE9PR	PE8PR
		PE7PR	PE6PR	PE5PR	PE4PR	PE3PR	PE2PR	PE1PR	PE0PR
	PFDR	_	_	_	_	_	_	_	_
		PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR
Power-	STBCR	STBY	_	_	_	_	_	_	_
down mode	STBCR2	MSTP10	MSTP9	MSTP8	_	_	_	_	_
	SYSCR1	_	_	_	_	RAME3	RAME2	RAME1	RAME0
	SYSCR2	_	_	_	_	RAMWE3	RAMWE2	RAMWE1	RAMWE0
	STBCR3	HIZ	MSTP36	MSTP35	MSTP34	MSTP33	MSTP32	MSTP31	_
	STBCR4	MSTP47	MSTP46	MSTP45	MSTP44	_	MSTP42	_	_

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3		Bit 25/17/9/1	Bit 24/16/8/0		
H-UDI	SDIR		TI[7:0]								
		_	_	_	_	_	_	_			

Notes: 1. When normal memory, SRAM with byte selection, or MPX-I/O is the memory type

- 2. When burst ROM (clocked asynchronous) is the memory type
- 3. When SDRAM is the memory type
- 4. When PCMCIA is the memory type
- 5. When burst MPX-I/O is the memory type
- 6. When burst ROM (clocked synchronous) is the memory type

## 24.3 Register States in Each Operating Mode

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
CPG	FRQCR	Initialized*1	Retained	Retained	_	Retained
	MCLKCR	Initialized	Retained	Retained		Retained
INTC	ICR0	Initialized	Retained	Retained	<del></del>	Retained
	ICR1	Initialized	Retained	Retained		Retained
	ICR2	Initialized	Retained	Retained		Retained
	IRQRR	Initialized	Retained	Retained	<del></del>	Retained
	PINTER	Initialized	Retained	Retained	<del></del>	Retained
	PIRR	Initialized	Retained	Retained	_	Retained
	IBCR	Initialized	Retained	Retained	<del></del>	Retained
	IBNR	Initialized	Retained*2	Retained		Retained
	IPR01	Initialized	Retained	Retained		Retained
	IPR02	Initialized	Retained	Retained	_	Retained
	IPR05	Initialized	Retained	Retained		Retained
	IPR06	Initialized	Retained	Retained		Retained
	IPR07	Initialized	Retained	Retained	_	Retained
	IPR08	Initialized	Retained	Retained	<del></del>	Retained
	IPR09	Initialized	Retained	Retained		Retained
	IPR10	Initialized	Retained	Retained		Retained
	IPR11	Initialized	Retained	Retained	<del></del>	Retained
	IPR12	Initialized	Retained	Retained	<del></del>	Retained
	IPR13	Initialized	Retained	Retained	_	Retained
	IPR14	Initialized	Retained	Retained	<del></del>	Retained
UBC	BAR_0	Initialized	Retained	Retained	Retained	Retained
	BAMR_0	Initialized	Retained	Retained	Retained	Retained
	BBR_0	Initialized	Retained	Retained	Retained	Retained
	BDR_0	Initialized	Retained	Retained	Retained	Retained
	BDMR_0	Initialized	Retained	Retained	Retained	Retained
	BAR_1	Initialized	Retained	Retained	Retained	Retained
	BAMR_1	Initialized	Retained	Retained	Retained	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
UBC	BBR_1	Initialized	Retained	Retained	Retained	Retained
	BDR_1	Initialized	Retained	Retained	Retained	Retained
	BDMR_1	Initialized	Retained	Retained	Retained	Retained
	BRCR	Initialized	Retained	Retained	Retained	Retained
Cache	CCR1	Initialized	Retained	Retained		Retained
	CCR2	Initialized	Retained	Retained		Retained
BSC	CMNCR	Initialized	Retained	Retained		Retained
	CS0BCR	Initialized	Retained	Retained		Retained
	CS1BCR	Initialized	Retained	Retained		Retained
	CS2BCR	Initialized	Retained	Retained		Retained
	CS3BCR	Initialized	Retained	Retained		Retained
	CS4BCR	Initialized	Retained	Retained		Retained
	CS5BCR	Initialized	Retained	Retained		Retained
	CS6BCR	Initialized	Retained	Retained		Retained
	CS7BCR	Initialized	Retained	Retained		Retained
	CS8BCR	Initialized	Retained	Retained		Retained
	CS0WCR	Initialized	Retained	Retained		Retained
	CS1WCR	Initialized	Retained	Retained		Retained
	CS2WCR	Initialized	Retained	Retained		Retained
	CS3WCR	Initialized	Retained	Retained		Retained
	CS4WCR	Initialized	Retained	Retained		Retained
	CS5WCR	Initialized	Retained	Retained		Retained
	CS6WCR	Initialized	Retained	Retained		Retained
	CS7WCR	Initialized	Retained	Retained		Retained
	CS8WCR	Initialized	Retained	Retained		Retained
	SDCR	Initialized	Retained	Retained	_	Retained
	RTCSR	Initialized	Retained (Flag processing continued)	Retained	_	Retained (Flag processing continued)
	RTCNT	Initialized	Retained (Count-up continued)	Retained	_	Retained (Count-up continued)



Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
BSC	RTCOR	Initialized	Retained	Retained		Retained
	ACSWR	Initialized	Retained	Retained		Retained
	ACKEYR	Initialized	Retained	Retained	_	Retained
DMAC	SAR_0	Initialized	Retained	Retained	Retained	Retained
	DAR_0	Initialized	Retained	Retained	Retained	Retained
	DMATCR_0	Initialized	Retained	Retained	Retained	Retained
	CHCR_0	Initialized	Retained	Retained	Retained	Retained
	RSAR_0	Initialized	Retained	Retained	Retained	Retained
	RDAR_0	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_0	Initialized	Retained	Retained	Retained	Retained
	SAR_1	Initialized	Retained	Retained	Retained	Retained
	DAR_1	Initialized	Retained	Retained	Retained	Retained
	DMATCR_1	Initialized	Retained	Retained	Retained	Retained
	CHCR_1	Initialized	Retained	Retained	Retained	Retained
	RSAR_1	Initialized	Retained	Retained	Retained	Retained
	RDAR_1	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_1	Initialized	Retained	Retained	Retained	Retained
	SAR_2	Initialized	Retained	Retained	Retained	Retained
	DAR_2	Initialized	Retained	Retained	Retained	Retained
	DMATCR_2	Initialized	Retained	Retained	Retained	Retained
	CHCR_2	Initialized	Retained	Retained	Retained	Retained
	RSAR_2	Initialized	Retained	Retained	Retained	Retained
	RDAR_2	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_2	Initialized	Retained	Retained	Retained	Retained
	SAR_3	Initialized	Retained	Retained	Retained	Retained
	DAR_3	Initialized	Retained	Retained	Retained	Retained
	DMATCR_3	Initialized	Retained	Retained	Retained	Retained
	CHCR_3	Initialized	Retained	Retained	Retained	Retained
	RSAR_3	Initialized	Retained	Retained	Retained	Retained
	RDAR_3	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_3	Initialized	Retained	Retained	Retained	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
DMAC	SAR_4	Initialized	Retained	Retained	Retained	Retained
	DAR_4	Initialized	Retained	Retained	Retained	Retained
	DMATCR_4	Initialized	Retained	Retained	Retained	Retained
	CHCR_4	Initialized	Retained	Retained	Retained	Retained
	RSAR_4	Initialized	Retained	Retained	Retained	Retained
	RDAR_4	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_4	Initialized	Retained	Retained	Retained	Retained
	SAR_5	Initialized	Retained	Retained	Retained	Retained
	DAR_5	Initialized	Retained	Retained	Retained	Retained
	DMATCR_5	Initialized	Retained	Retained	Retained	Retained
	CHCR_5	Initialized	Retained	Retained	Retained	Retained
	RSAR_5	Initialized	Retained	Retained	Retained	Retained
	RDAR_5	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_5	Initialized	Retained	Retained	Retained	Retained
	SAR_6	Initialized	Retained	Retained	Retained	Retained
	DAR_6	Initialized	Retained	Retained	Retained	Retained
	DMATCR_6	Initialized	Retained	Retained	Retained	Retained
	CHCR_6	Initialized	Retained	Retained	Retained	Retained
	RSAR_6	Initialized	Retained	Retained	Retained	Retained
	RDAR_6	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_6	Initialized	Retained	Retained	Retained	Retained
	SAR_7	Initialized	Retained	Retained	Retained	Retained
	DAR_7	Initialized	Retained	Retained	Retained	Retained
	DMATCR_7	Initialized	Retained	Retained	Retained	Retained
	CHCR_7	Initialized	Retained	Retained	Retained	Retained
	RSAR_7	Initialized	Retained	Retained	Retained	Retained
	RDAR_7	Initialized	Retained	Retained	Retained	Retained
	RDMATCR_7	Initialized	Retained	Retained	Retained	Retained
	DMAOR	Initialized	Retained	Retained	Retained	Retained
	DMARS0	Initialized	Retained	Retained	Retained	Retained
	DMARS1	Initialized	Retained	Retained	Retained	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
DMAC	DMARS2	Initialized	Retained	Retained	Retained	Retained
	DMARS3	Initialized	Retained	Retained	Retained	Retained
MTU2	TCR_3	Initialized	Retained	Initialized	Initialized	Retained
	TCR_4	Initialized	Retained	Initialized	Initialized	Retained
	TMDR_3	Initialized	Retained	Initialized	Initialized	Retained
	TMDR_4	Initialized	Retained	Initialized	Initialized	Retained
	TIORH_3	Initialized	Retained	Initialized	Initialized	Retained
	TIORL_3	Initialized	Retained	Initialized	Initialized	Retained
	TIORH_4	Initialized	Retained	Initialized	Initialized	Retained
	TIORL_4	Initialized	Retained	Initialized	Initialized	Retained
	TIER_3	Initialized	Retained	Initialized	Initialized	Retained
	TIER_4	Initialized	Retained	Initialized	Initialized	Retained
	TOER	Initialized	Retained	Initialized	Initialized	Retained
	TGCR	Initialized	Retained	Initialized	Initialized	Retained
	TOCR1	Initialized	Retained	Initialized	Initialized	Retained
	TOCR2	Initialized	Retained	Initialized	Initialized	Retained
	TCNT_3	Initialized	Retained	Initialized	Initialized	Retained
	TCNT_4	Initialized	Retained	Initialized	Initialized	Retained
	TCDR	Initialized	Retained	Initialized	Initialized	Retained
	TDDR	Initialized	Retained	Initialized	Initialized	Retained
	TGRA_3	Initialized	Retained	Initialized	Initialized	Retained
	TGRB_3	Initialized	Retained	Initialized	Initialized	Retained
	TGRA_4	Initialized	Retained	Initialized	Initialized	Retained
	TGRB_4	Initialized	Retained	Initialized	Initialized	Retained
	TCNTS	Initialized	Retained	Initialized	Initialized	Retained
	TCBR	Initialized	Retained	Initialized	Initialized	Retained
	TGRC_3	Initialized	Retained	Initialized	Initialized	Retained
	TGRD_3	Initialized	Retained	Initialized	Initialized	Retained
	TGRC_4	Initialized	Retained	Initialized	Initialized	Retained
	TGRD_4	Initialized	Retained	Initialized	Initialized	Retained
	TSR_3	Initialized	Retained	Initialized	Initialized	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
MTU2	TSR_4	Initialized	Retained	Initialized	Initialized	Retained
	TITCR	Initialized	Retained	Initialized	Initialized	Retained
	TITCNT	Initialized	Retained	Initialized	Initialized	Retained
	TBTER	Initialized	Retained	Initialized	Initialized	Retained
	TDER	Initialized	Retained	Initialized	Initialized	Retained
	TOLBR	Initialized	Retained	Initialized	Initialized	Retained
	TBTM_3	Initialized	Retained	Initialized	Initialized	Retained
	TBTM_4	Initialized	Retained	Initialized	Initialized	Retained
	TADCR	Initialized	Retained	Initialized	Initialized	Retained
	TADCORA_4	Initialized	Retained	Initialized	Initialized	Retained
	TADCORB_4	Initialized	Retained	Initialized	Initialized	Retained
	TADCOBRA_4	Initialized	Retained	Initialized	Initialized	Retained
	TADCOBRB_4	Initialized	Retained	Initialized	Initialized	Retained
	TSYCR	Initialized	Retained	Initialized	Initialized	Retained
	TWCR	Initialized	Retained	Initialized	Initialized	Retained
	TSTR	Initialized	Retained	Initialized	Initialized	Retained
	TSYR	Initialized	Retained	Initialized	Initialized	Retained
	TCSYSTR	Initialized	Retained	Initialized	Initialized	Retained
	TRWER	Initialized	Retained	Initialized	Initialized	Retained
	TCR_0	Initialized	Retained	Initialized	Initialized	Retained
	TMDR_0	Initialized	Retained	Initialized	Initialized	Retained
	TIORH_0	Initialized	Retained	Initialized	Initialized	Retained
	TIORL_0	Initialized	Retained	Initialized	Initialized	Retained
	TIER_0	Initialized	Retained	Initialized	Initialized	Retained
	TSR_0	Initialized	Retained	Initialized	Initialized	Retained
	TCNT_0	Initialized	Retained	Initialized	Initialized	Retained
	TGRA_0	Initialized	Retained	Initialized	Initialized	Retained
	TGRB_0	Initialized	Retained	Initialized	Initialized	Retained
	TGRC_0	Initialized	Retained	Initialized	Initialized	Retained
	TGRD_0	Initialized	Retained	Initialized	Initialized	Retained
	TGRE_0	Initialized	Retained	Initialized	Initialized	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
MTU2	TGRF_0	Initialized	Retained	Initialized	Initialized	Retained
	TIER2_0	Initialized	Retained	Initialized	Initialized	Retained
	TSR2_0	Initialized	Retained	Initialized	Initialized	Retained
	TBTM_0	Initialized	Retained	Initialized	Initialized	Retained
	TCR_1	Initialized	Retained	Initialized	Initialized	Retained
	TMDR_1	Initialized	Retained	Initialized	Initialized	Retained
	TIOR_1	Initialized	Retained	Initialized	Initialized	Retained
	TIER_1	Initialized	Retained	Initialized	Initialized	Retained
	TSR_1	Initialized	Retained	Initialized	Initialized	Retained
	TCNT_1	Initialized	Retained	Initialized	Initialized	Retained
	TGRA_1	Initialized	Retained	Initialized	Initialized	Retained
	TGRB_1	Initialized	Retained	Initialized	Initialized	Retained
	TICCR	Initialized	Retained	Initialized	Initialized	Retained
	TCR_2	Initialized	Retained	Initialized	Initialized	Retained
	TMDR_2	Initialized	Retained	Initialized	Initialized	Retained
	TIOR_2	Initialized	Retained	Initialized	Initialized	Retained
	TIER_2	Initialized	Retained	Initialized	Initialized	Retained
	TSR_2	Initialized	Retained	Initialized	Initialized	Retained
	TCNT_2	Initialized	Retained	Initialized	Initialized	Retained
	TGRA_2	Initialized	Retained	Initialized	Initialized	Retained
	TGRB_2	Initialized	Retained	Initialized	Initialized	Retained
	TCNTU_5	Initialized	Retained	Initialized	Initialized	Retained
	TGRU_5	Initialized	Retained	Initialized	Initialized	Retained
	TCRU_5	Initialized	Retained	Initialized	Initialized	Retained
	TIORU_5	Initialized	Retained	Initialized	Initialized	Retained
	TCNTV_5	Initialized	Retained	Initialized	Initialized	Retained
	TGRV_5	Initialized	Retained	Initialized	Initialized	Retained
	TCRV_5	Initialized	Retained	Initialized	Initialized	Retained
	TIORV_5	Initialized	Retained	Initialized	Initialized	Retained
	TCNTW_5	Initialized	Retained	Initialized	Initialized	Retained
	TGRW_5	Initialized	Retained	Initialized	Initialized	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
MTU2	TCRW_5	Initialized	Retained	Initialized	Initialized	Retained
	TIORW_5	Initialized	Retained	Initialized	Initialized	Retained
	TSR_5	Initialized	Retained	Initialized	Initialized	Retained
	TIER_5	Initialized	Retained	Initialized	Initialized	Retained
	TSTR_5	Initialized	Retained	Initialized	Initialized	Retained
	TCNTCMPCLR	Initialized	Retained	Initialized	Initialized	Retained
MTU2S	TCR_3S	Initialized	Retained	Initialized	Initialized	Retained
	TCR_4S	Initialized	Retained	Initialized	Initialized	Retained
	TMDR_3S	Initialized	Retained	Initialized	Initialized	Retained
	TMDR_4S	Initialized	Retained	Initialized	Initialized	Retained
	TIORH_3S	Initialized	Retained	Initialized	Initialized	Retained
	TIORL_3S	Initialized	Retained	Initialized	Initialized	Retained
	TIORH_4S	Initialized	Retained	Initialized	Initialized	Retained
	TIORL_4S	Initialized	Retained	Initialized	Initialized	Retained
	TIER_3S	Initialized	Retained	Initialized	Initialized	Retained
	TIER_4S	Initialized	Retained	Initialized	Initialized	Retained
	TOERS	Initialized	Retained	Initialized	Initialized	Retained
	TGCRS	Initialized	Retained	Initialized	Initialized	Retained
	TOCR1S	Initialized	Retained	Initialized	Initialized	Retained
	TOCR2S	Initialized	Retained	Initialized	Initialized	Retained
	TCNT_3S	Initialized	Retained	Initialized	Initialized	Retained
	TCNT_4S	Initialized	Retained	Initialized	Initialized	Retained
	TCDRS	Initialized	Retained	Initialized	Initialized	Retained
	TDDRS	Initialized	Retained	Initialized	Initialized	Retained
	TGRA_3S	Initialized	Retained	Initialized	Initialized	Retained
	TGRB_3S	Initialized	Retained	Initialized	Initialized	Retained
	TGRA_4S	Initialized	Retained	Initialized	Initialized	Retained
	TGRB_4S	Initialized	Retained	Initialized	Initialized	Retained
	TCNTSS	Initialized	Retained	Initialized	Initialized	Retained
	TCBRS	Initialized	Retained	Initialized	Initialized	Retained
-	TGRC_3S	Initialized	Retained	Initialized	Initialized	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
MTU2S	TGRD_3S	Initialized	Retained	Initialized	Initialized	Retained
	TGRC_4S	Initialized	Retained	Initialized	Initialized	Retained
	TGRD_4S	Initialized	Retained	Initialized	Initialized	Retained
	TSR_3S	Initialized	Retained	Initialized	Initialized	Retained
	TSR_4S	Initialized	Retained	Initialized	Initialized	Retained
	TITCRS	Initialized	Retained	Initialized	Initialized	Retained
	TITCNTS	Initialized	Retained	Initialized	Initialized	Retained
	TBTERS	Initialized	Retained	Initialized	Initialized	Retained
	TDERS	Initialized	Retained	Initialized	Initialized	Retained
	TOLBRS	Initialized	Retained	Initialized	Initialized	Retained
	TBTM_3S	Initialized	Retained	Initialized	Initialized	Retained
	TBTM_4S	Initialized	Retained	Initialized	Initialized	Retained
	TADCRS	Initialized	Retained	Initialized	Initialized	Retained
	TADCORA_4S	Initialized	Retained	Initialized	Initialized	Retained
	TADCORB_4S	Initialized	Retained	Initialized	Initialized	Retained
	TADCOBRA_4S	Initialized	Retained	Initialized	Initialized	Retained
	TADCOBRB_4S	Initialized	Retained	Initialized	Initialized	Retained
	TSYCRS	Initialized	Retained	Initialized	Initialized	Retained
	TWCRS	Initialized	Retained	Initialized	Initialized	Retained
	TSTRS	Initialized	Retained	Initialized	Initialized	Retained
	TSYRS	Initialized	Retained	Initialized	Initialized	Retained
	TRWERS	Initialized	Retained	Initialized	Initialized	Retained
	TCNTU_5S	Initialized	Retained	Initialized	Initialized	Retained
	TGRU_5S	Initialized	Retained	Initialized	Initialized	Retained
	TCRU_5S	Initialized	Retained	Initialized	Initialized	Retained
	TIORU_5S	Initialized	Retained	Initialized	Initialized	Retained
	TCNTV_5S	Initialized	Retained	Initialized	Initialized	Retained
	TGRV_5S	Initialized	Retained	Initialized	Initialized	Retained
	TCRV_5S	Initialized	Retained	Initialized	Initialized	Retained
	TIORV_5S	Initialized	Retained	Initialized	Initialized	Retained
	TCNTW_5S	Initialized	Retained	Initialized	Initialized	Retained



Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
MTU2S	TGRW_5S	Initialized	Retained	Initialized	Initialized	Retained
	TCRW_5S	Initialized	Retained	Initialized	Initialized	Retained
	TIORW_5S	Initialized	Retained	Initialized	Initialized	Retained
	TSR_5S	Initialized	Retained	Initialized	Initialized	Retained
	TIER_5S	Initialized	Retained	Initialized	Initialized	Retained
	TSTR_5S	Initialized	Retained	Initialized	Initialized	Retained
	TCNTCMPCLRS	Initialized	Retained	Initialized	Initialized	Retained
POE2	ICSR1	Initialized	Retained	Retained	Retained	Retained
	OCSR1	Initialized	Retained	Retained	Retained	Retained
	ICSR2	Initialized	Retained	Retained	Retained	Retained
	OCSR2	Initialized	Retained	Retained	Retained	Retained
	ICSR3	Initialized	Retained	Retained	Retained	Retained
	SPOER	Initialized	Retained	Retained	Retained	Retained
	POECR1	Initialized	Retained	Retained	Retained	Retained
	POECR2	Initialized	Retained	Retained	Retained	Retained
CMT	CMSTR	Initialized	Retained	Initialized	Retained	Retained
	CMCSR_0	Initialized	Retained	Initialized	Retained	Retained
	CMCNT_0	Initialized	Retained	Initialized	Retained	Retained
	CMCOR_0	Initialized	Retained	Initialized	Retained	Retained
	CMCSR_1	Initialized	Retained	Initialized	Retained	Retained
	CMCNT_1	Initialized	Retained	Initialized	Retained	Retained
	CMCOR_1	Initialized	Retained	Initialized	Retained	Retained
WDT	WTCSR	Initialized	Retained	Retained	_	Retained
	WTCNT	Initialized	Retained	Retained	_	Retained
	WRCSR	Initialized*1	Retained	Retained	_	Retained
SCIF	SCSMR_0	Initialized	Retained	Retained	Retained	Retained
	SCBRR_0	Initialized	Retained	Retained	Retained	Retained
	SCSCR_0	Initialized	Retained	Retained	Retained	Retained
	SCFTDR_0	Undefined	Retained	Retained	Retained	Retained
	SCFSR_0	Initialized	Retained	Retained	Retained	Retained
	SCFRDR_0	Undefined	Retained	Retained	Retained	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
SCIF	SCFCR_0	Initialized	Retained	Retained	Retained	Retained
	SCFDR_0	Initialized	Retained	Retained	Retained	Retained
	SCSPTR_0	Initialized	Retained	Retained	Retained	Retained
	SCLSR_0	Initialized	Retained	Retained	Retained	Retained
	SCSMR_1	Initialized	Retained	Retained	Retained	Retained
	SCBRR_1	Initialized	Retained	Retained	Retained	Retained
	SCSCR_1	Initialized	Retained	Retained	Retained	Retained
	SCFTDR_1	Undefined	Retained	Retained	Retained	Retained
	SCFSR_1	Initialized	Retained	Retained	Retained	Retained
	SCFRDR_1	Undefined	Retained	Retained	Retained	Retained
	SCFCR_1	Initialized	Retained	Retained	Retained	Retained
	SCFDR_1	Initialized	Retained	Retained	Retained	Retained
	SCSPTR_1	Initialized	Retained	Retained	Retained	Retained
	SCLSR_1	Initialized	Retained	Retained	Retained	Retained
	SCSMR_2	Initialized	Retained	Retained	Retained	Retained
	SCBRR_2	Initialized	Retained	Retained	Retained	Retained
	SCSCR_2	Initialized	Retained	Retained	Retained	Retained
	SCFTDR_2	Undefined	Retained	Retained	Retained	Retained
	SCFSR_2	Initialized	Retained	Retained	Retained	Retained
	SCFRDR_2	Undefined	Retained	Retained	Retained	Retained
	SCFCR_2	Initialized	Retained	Retained	Retained	Retained
	SCFDR_2	Initialized	Retained	Retained	Retained	Retained
	SCSPTR_2	Initialized	Retained	Retained	Retained	Retained
	SCLSR_2	Initialized	Retained	Retained	Retained	Retained
	SCSMR_3	Initialized	Retained	Retained	Retained	Retained
	SCBRR_3	Initialized	Retained	Retained	Retained	Retained
	SCSCR_3	Initialized	Retained	Retained	Retained	Retained
	SCFTDR_3	Undefined	Retained	Retained	Retained	Retained
	SCFSR_3	Initialized	Retained	Retained	Retained	Retained
	SCFRDR_3	Undefined	Retained	Retained	Retained	Retained
	SCFCR_3	Initialized	Retained	Retained	Retained	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
SCIF	SCFDR_3	Initialized	Retained	Retained	Retained	Retained
	SCSPTR_3	Initialized	Retained	Retained	Retained	Retained
	SCLSR_3	Initialized	Retained	Retained	Retained	Retained
IIC3	ICCR1	Initialized	Retained	Retained	Retained	Retained
	ICCR2	Initialized	Retained	Retained	Retained	Retained
	ICMR	Initialized	Retained	Retained/ Initialized (bc3-0)	Retained/ Initialized (bc3-0)	Retained
	ICIER	Initialized	Retained	Retained	Retained	Retained
	ICSR	Initialized	Retained	Retained	Retained	Retained
	SAR	Initialized	Retained	Retained	Retained	Retained
	ICDRT	Initialized	Retained	Retained	Retained	Retained
	ICDRR	Initialized	Retained	Retained	Retained	Retained
	NF2CYC	Initialized	Retained	Retained	Retained	Retained
ADC	ADDRA_0	Initialized	Retained	Initialized	Initialized	Retained
	ADDRB_0	Initialized	Retained	Initialized	Initialized	Retained
	ADDRC_0	Initialized	Retained	Initialized	Initialized	Retained
	ADDRD_0	Initialized	Retained	Initialized	Initialized	Retained
	ADDRE_0	Initialized	Retained	Initialized	Initialized	Retained
	ADDRF_0	Initialized	Retained	Initialized	Initialized	Retained
	ADDRG_0	Initialized	Retained	Initialized	Initialized	Retained
	ADDRH_0	Initialized	Retained	Initialized	Initialized	Retained
	ADDRA_1	Initialized	Retained	Initialized	Initialized	Retained
	ADDRB_1	Initialized	Retained	Initialized	Initialized	Retained
	ADDRC_1	Initialized	Retained	Initialized	Initialized	Retained
	ADDRD_1	Initialized	Retained	Initialized	Initialized	Retained
	ADDRE_1	Initialized	Retained	Initialized	Initialized	Retained
	ADDRF_1	Initialized	Retained	Initialized	Initialized	Retained
	ADDRG_1	Initialized	Retained	Initialized	Initialized	Retained
	ADDRH_1	Initialized	Retained	Initialized	Initialized	Retained
	ADCSR_0	Initialized	Retained	Initialized	Initialized	Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
ADC	ADCSR_1	Initialized	Retained	Initialized	Initialized	Retained
	ADCR	Initialized	Retained	Initialized	Initialized	Retained
DAC	DADR0	Initialized	Retained	Retained	Initialized	Retained
	DADR1	Initialized	Retained	Retained	Initialized	Retained
	DACR	Initialized	Retained	Retained	Initialized	Retained
PFC	PAIORH	Initialized	Retained	Retained		Retained
	PAIORL	Initialized	Retained	Retained		Retained
	PACRH3	Initialized	Retained	Retained		Retained
	PACRH2	Initialized	Retained	Retained		Retained
	PACRH1	Initialized	Retained	Retained		Retained
	PACRL4	Initialized	Retained	Retained		Retained
	PACRL3	Initialized	Retained	Retained		Retained
	PACRL2	Initialized	Retained	Retained		Retained
	PACRL1	Initialized	Retained	Retained		Retained
	PBIOR	Initialized	Retained	Retained		Retained
	PBCR3	Initialized	Retained	Retained		Retained
	PBCR2	Initialized	Retained	Retained		Retained
	PBCR1	Initialized	Retained	Retained		Retained
	PCIORL	Initialized	Retained	Retained		Retained
	PCCRL1	Initialized	Retained	Retained		Retained
	PDIORH	Initialized	Retained	Retained		Retained
	PDIORL	Initialized	Retained	Retained		Retained
	PDCRH4	Initialized	Retained	Retained		Retained
	PDCRH3	Initialized	Retained	Retained		Retained
	PDCRH2	Initialized	Retained	Retained	_	Retained
	PDCRH1	Initialized	Retained	Retained	_	Retained
	PDCRL4	Initialized	Retained	Retained	_	Retained
	PDCRL3	Initialized	Retained	Retained	_	Retained
	PEIORH	Initialized	Retained	Retained	_	Retained
	PEIORL	Initialized	Retained	Retained	_	Retained
	PECRH1	Initialized	Retained	Retained		Retained

Module Name	Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep
PFC	PECRL4	Initialized	Retained	Retained	_	Retained
	PECRL3	Initialized	Retained	Retained	_	Retained
	PECRL2	Initialized	Retained	Retained	_	Retained
	PECRL1	Initialized	Retained	Retained	_	Retained
	IFCR	Initialized	Retained	Retained	_	Retained
I/O port	PADRH	Initialized	Retained	Retained	_	Retained
	PADRL	Initialized	Retained	Retained	_	Retained
	PAPRH	Undefined	Retained	Retained	_	Retained
	PAPRL	Undefined	Retained	Retained	_	Retained
	PBDR	Initialized	Retained	Retained	_	Retained
	PBPR	Undefined	Retained	Retained	_	Retained
	PCDRL	Initialized	Retained	Retained		Retained
	PCPRL	Undefined	Retained	Retained	_	Retained
	PDDRH	Initialized	Retained	Retained	_	Retained
	PDDRL	Initialized	Retained	Retained	_	Retained
	PDPRH	Undefined	Retained	Retained	_	Retained
	PDPRL	Undefined	Retained	Retained	_	Retained
	PEDRH	Initialized	Retained	Retained	_	Retained
	PEDRL	Initialized	Retained	Retained	_	Retained
	PEPRH	Undefined	Retained	Retained	_	Retained
	PEPRL	Undefined	Retained	Retained	_	Retained
	PFDR	Initialized	Retained	Retained	_	Retained
Power-down	STBCR	Initialized	Retained	Retained	_	Retained
mode	STBCR2	Initialized	Retained	Retained	_	Retained
	SYSCR1	Initialized	Retained	Retained	_	Retained
	SYSCR2	Initialized	Retained	Retained	_	Retained
	STBCR3	Initialized	Retained	Retained	_	Retained
	STBCR4	Initialized	Retained	Retained	_	Retained
H-UDI*3	SDIR	Retained	Retained	Retained	Retained	Retained

Notes: 1. Retains the previous value after an internal power-on reset by means of the WDT.

- 2. Bits BN[3:0] are initialized.
- 3. Initialized by TRST assertion or in the Test-Logic-Reset state of the TAP controller.





# Section 25 Electrical Characteristics

## **25.1 Absolute Maximum Ratings**

Table 25.1 lists the absolute maximum ratings.

**Table 25.1 Absolute Maximum Ratings** 

Item		Symbol	Value	Unit
Power supply voltage (I/O)		$PV_{cc}$	-0.3 to 4.6	V
Power supply vol	tage (Internal)	V <sub>cc</sub>	-0.3 to 1.7	V
		$PLLV_cc$		
Analog power supply voltage		AV <sub>cc</sub>	-0.3 to 4.6	V
Analog reference voltage		$AV_{ref}$	$-0.3$ to AV $_{\rm cc}$ +0.3	V
Input voltage	Analog input voltage pin	$V_{\scriptscriptstyle{AN}}$	$-0.3$ to AV $_{\rm cc}$ +0.3	V
	PB2, PB3	$V_{in}$	-0.3 to 5.5	V
	Other input pins	$V_{in}$	$-0.3$ to PV $_{\rm cc}$ +0.3	V
Operating temperature		T <sub>opr</sub>	-20 to +85	°C
Storage tempera	ture	$T_{stg}$	-55 to +125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

### 25.2 Power-on/Power-off Sequence

Power-on/power-off sequence and their recommended values are shown below.




Figure 25.1 Power-on/Power-off Sequence

Table 25.2 Recommended Time for Power-on/Power-off Sequence

Item	Symbol	Maximum Allowance Value	Unit
Undefined time	tunc	100	ms

Note: The table shown above is recommended values, so they represent guidelines rather than strict requirements. Either 3.3 V- or 1.25 V- power supply can be turned on or off first, though, an undefined period appears until the power that is turned on later rises to the Min. voltage or after the power that is turned off earlier passes the Min. voltage to 0 V. During these periods, pin or internal states become undefined. Design the system so that these undefined states do not cause an overall malfunction.

#### 25.3 DC Characteristics

Table 25.3 lists DC characteristics.

**Table 25.3 DC Characteristics (1) [Common Items]** 

Conditions:  $Ta = -20^{\circ}C$  to  $+85^{\circ}C$ 

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Power supply v	Power supply voltage		3.0	3.3	3.6	V	
		V <sub>cc</sub>	1.15	1.25	1.35	V	
Analog power s	supply voltage	AV <sub>cc</sub>	3.0	3.3	3.6	V	
Current consumption*1	Normal operation	I <sub>cc</sub> *²	_	150	300	mA	$V_{cc} = 1.25 \text{ V}$ $I\phi = 200 \text{ MHz}$
	Sleep mode	sleep	_	110	220	mA	Bφ = 66 MHz Pφ = 33 MHz
	Standby mode	stby	_	_	80	mA	$Ta > 50^{\circ}C$ $V_{cc} = 1.25 V$
			_	_	20	mA	Ta ≤ 50°C V <sub>cc</sub> = 1.25 V
Input leakage current	All input pins (except PB2, PB3)	I <sub>in</sub>	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to } PV_{cc} - 0.5 \text{ V}$
	PB2, PB3	-	_	_	10	μΑ	_
Three-state leakage current	All input/output pins, all output pins (except PB2, PB3, and pins with weak keeper) (off state)	I <sub>STI</sub>	_	_	1.0	μΑ	Vin = 0.5 to PV <sub>cc</sub> – 0.5 V
	PB2, PB3	_	_	_	10	μΑ	_
Input capacitance	All pins	C <sub>in</sub>	_	_	20	pF	

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Analog power supply current	During A/D or D/A conversion	Al <sub>cc</sub>	_	2	4	mA	
	Waiting for A/D or D/A conversion	_	_	1	3	μΑ	
Analog referen	ce voltage current	Al <sub>ref</sub>	_	2	4	mA	

When the A/D converter or D/A converter is not in use, the  ${\rm AV_{cc}}$  and  ${\rm AV_{ss}}$  pins should Caution: not be open.

Notes: 1. Current consumption values are when all output pins are unloaded.

2.  $I_{\text{cc}}$ ,  $I_{\text{sleep}}$ , and  $I_{\text{stby}}$  represent the total currents consumed in the  $V_{\text{cc}}$  and PLLV<sub>cc</sub> systems.

Table 25.3 DC Characteristics (2) [Except for I<sup>2</sup>C-Related Pins]

Conditions:  $V_{cc} = PLLV_{cc} = 1.15 \text{ V to } 1.35 \text{ V}, PV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to }$ 

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input high voltage	RES, MRES, NMI, MD2, MD0, MD_CLK2, MD_CLK0, ASEMD, TRST, EXTAL, CKIO	V <sub>IH</sub>	PV <sub>cc</sub> – 0.5	_	PV <sub>cc</sub> + 0.3	V	
	PF7 to PF0	-	2.2	_	AV <sub>cc</sub> + 0.3	V	
	Input pins other than above (excluding Schmitt pins)	_	2.2	_	PV <sub>cc</sub> + 0.3	V	
Input low voltage	RES, MRES, NMI, MD2, MD0, MD_CLK2, MD_CLK0, ASEMD, TRST, EXTAL, CKIO	V <sub>IL</sub>	-0.3	_	0.5	V	
	Input pins other than above (excluding Schmitt pins)	-	-0.3	_	0.8	V	

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Schmitt trigger	TIOC0A to TIOC0D,	$V_{T}^{^+}$	PV <sub>cc</sub> - 0.5	_	_	V	
input	TIOC1A, TIOC1B,	V <sub>T</sub> -	_	_	0.5	V	
-	TIOC1A, TIOC1B, TIOC2A, TIOC2B, TIOC3A to TIOC3D, TIOC4A to TIOC4D, TIC5U to TIC5W, TCLKA to TCLKD, TIOC3AS, TIOC3BS, TIOC3CS, TIOC3DS, TIOC4AS, TIOC4AS, TIOC4CS, TIOC4CS, TIOC4DS, TIC5US, TIC5VS, TIC5WS, POE8 to POE0, SCK3 to SCK0, RxD3 to RxD0,	$\frac{V_T^-}{V_T^+ - V_T^-}$	0.2	_		V	
	CTS3, IRQ7 to IRQ0,						
	PINT7 to PINT0						
Output high voltage	PD29 to PD24, PD15 to PD11, PD9, PE15 to PE11, PE9	V <sub>OH</sub>	PV <sub>cc</sub> - 0.8	_	_	V	I <sub>OH</sub> = -5 mA
	All output pins except for above pins	_	PV <sub>cc</sub> – 0.5	_	_	V	I <sub>OH</sub> = -200 μA
Output low voltage	PD29 to PD24, PD15 to PD11, PD9, PE15 to PE11, PE9	V <sub>OL</sub>	_	_	0.9	V	I <sub>oL</sub> = 15 mA
	All output pins except for above pins		_	_	0.4		I <sub>oL</sub> = 1.6 mA
RAM standby voltage		$V_{\scriptscriptstyle{RAM}}$	0.75	_	_	V	Measured by $V_{cc}$ (= $PLLV_{cc}$ ) as parameter

#### Table 25.3 DC Characteristics (3) [I<sup>2</sup>C-Related Pins\*]

Conditions:  $V_{cc} = PLLV_{cc} = 1.15 \text{ V to } 1.35 \text{ V}, PV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V to } 3.6 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{$ 

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input high voltage	V <sub>IH</sub>	$PV_{cc} \times 0.7$	_	5.5	٧	
Input low voltage	V <sub>IL</sub>	-0.3	_	$PV_{cc} \times 0.3$	٧	
Schmitt trigger input characteristics	$V_{\text{IH}} - V_{\text{IL}}$	$PV_{cc} \times 0.05$	_	_	٧	
Output low voltage	V <sub>oL</sub>	_	_	0.4	٧	I <sub>OL</sub> = 3.0 mA

Note: \* The PB2/IRQ0/POE0/SCL and PB3/IRQ1/POE1/SDA pins (open-drain pins)

**Table 25.4 Permissible Output Currents** 

Conditions:  $V_{cc} = PLLV_{cc} = 1.15 \text{ V to } 1.35 \text{ V}, PV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{ss} = PLLV_{ss} = PV_{ss} = AV_{ss} = 0 \text{ V}, Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C}$ 

Item		Symbol	Min.	Тур.	Max.	Unit
Permissible output low current (per pin)	PB2, PB3	I <sub>OL</sub>			10	mA
	PD29 to PD24, PD15 to PD11, PD9, PE15 to PE11, PE9	_			15	mA
	Output pins other than above	_			2	mA
Permissible output low co	urrent (total)	$\Sigma I_{\scriptscriptstyle{OL}}$			150	mA
Permissible output high current (per pin)  PD29 to PD24, PD15 to PD11, PD9, PE15 to PE11, PE9		-I <sub>OH</sub>			5	mA
	Output pins other than above				2	mA
Permissible output high of	current (total)	$\Sigma$ – $\mathbf{I}_{OH}$			50	mA

Caution: To protect the LSI's reliability, do not exceed the output current values in table 25.4.

#### 25.4 AC Characteristics

Signals input to this LSI are basically handled as signals in synchronization with a clock. The setup and hold times for input pins must be followed.

**Table 25.5 Maximum Operating Frequency** 

Conditions:  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc} = 1.15 \text{ V}$  to 1.35 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,

 $PV_{ss} = V_{ss} = AV_{ss} = 0 \text{ V}, Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C}$ 

Item		Symbol	Min.	Тур.	Max.	Unit	Remarks
Operating frequency	CPU (I  )	f	20	_	200	MHz	
	Internal bus, external bus (Βφ)		20	_	66	MHz	
	Peripheral module (Pφ)	_	1.7	_	33	MHz	

#### 25.4.1 Clock Timing

#### Table 25.6 Clock Timing

Conditions:  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc} = 1.15 \text{ V}$  to 1.35 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $PV_{ss} = V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $Ta = -20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 

Item	Symbo	ol Min.	Max.	Unit	Figure
EXTAL clock input frequency	$\mathbf{f}_{EX}$	10	33	MHz	Figure 25.2
EXTAL clock input cycle time	t <sub>EXcyc</sub>	30	100	ns	<del></del>
EXTAL clock input pulse low width	t <sub>EXL</sub>	7	_	ns	<del></del>
EXTAL clock input pulse high width	$t_{\scriptscriptstyle \sf EXH}$	7		ns	<del></del>
EXTAL clock input rise time	t <sub>EXr</sub>		4	ns	<u> </u>
EXTAL clock input fall time	$t_{\scriptscriptstyleEXf}$		4	ns	<del></del>
CKIO clock input frequency	f <sub>cK</sub>	20	66	MHz	Figure 25.3
CKIO clock input cycle time	t <sub>CKcyc</sub>	15	50	ns	<u> </u>
CKIO clock input pulse low width	t <sub>ckil</sub>	4.5		ns	<del></del>
CKIO clock input pulse high width	t <sub>ckih</sub>	4.5		ns	<u> </u>
CKIO clock input rise time	t <sub>CKIr</sub>		3	ns	<del></del>
CKIO clock input fall time	t <sub>CKIf</sub>		3	ns	<u> </u>
CKIO clock output frequency	f <sub>op</sub>	20	66	MHz	Figure 25.4
CKIO clock output cycle time	t <sub>cyc</sub>	15	50	ns	<u> </u>
CKIO clock output pulse low width	t <sub>ckol</sub>	4.5		ns	<u> </u>
CKIO clock output pulse high width	t <sub>ckoh</sub>	4.5		ns	<u> </u>
CKIO clock output rise time	t <sub>CKOr</sub>		3	ns	<u> </u>
CKIO clock output fall time	t <sub>CKOf</sub>		3	ns	<del></del>
Power-on oscillation setting time	t <sub>osc1</sub>	10		ms	Figure 25.5
Oscillation settling time on return from standby 1	t <sub>osc2</sub>	10	_	ms	Figure 25.6
Oscillation settling time on return from standby 2	t <sub>osc3</sub>	10		ms	Figure 25.7




Figure 25.2 EXTAL Clock Input Timing




Figure 25.3 CKIO Clock Input Timing




Figure 25.4 CKIO Clock Output Timing




Figure 25.5 Power-On Oscillation Settling Time




Figure 25.6 Oscillation Settling Time on Return from Standby (Return by Reset)




Figure 25.7 Oscillation Settling Time on Return from Standby (Return by NMI or IRQ)

#### 25.4.2 Control Signal Timing

#### **Table 25.7 Control Signal Timing**

Conditions:  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc} = 1.15 \text{ V}$  to 1.35 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,

 $PV_{ss} = V_{ss} = AV_{ss} = 0 \text{ V}, Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C}$ 

 $B\phi = 66.67 \text{ MHz}$ 

Item	Symbol	Min.	Max.	Unit	Figure
RES pulse width	t <sub>RESW</sub>	20*1	_	$t_{\scriptscriptstylecyc}$	Figure 25.8
MRES pulse width	t <sub>MRESW</sub>	20*2	_	$t_{\rm cyc}$	
NMI pulse width	t <sub>NMIW</sub>	20* <sup>3</sup>	_	$t_{\scriptscriptstylecyc}$	Figure 25.9
IRQ pulse width	t <sub>IRQW</sub>	20* <sup>3</sup>	_	t <sub>cyc</sub>	_
PINT pulse width	t <sub>PINTW</sub>	20	_	$t_{\rm cyc}$	
IRQOUT/REFOUT output delay time	t <sub>IRQOD</sub>	_	100	ns	Figure 25.10
BACK delay time	t <sub>BACKD</sub>	_	1/2t <sub>cyc</sub> + 13	ns	Figure 25.11
Bus tri-state delay time 1	t <sub>BOFF1</sub>	0	100	ns	_
Bus tri-state delay time 2	t <sub>BOFF2</sub>	0	100	ns	_
Bus buffer on time 1	t <sub>BON1</sub>	0	30	ns	_
Bus buffer on time 2	t <sub>BON2</sub>	0	30	ns	

Notes: 1. In standby mode or when the clock multiplication ratio is changed,  $t_{RESW} = t_{OSC2}$  (10 ms).

- 2. In standby mode,  $t_{MRESW} = t_{OSC2}$  (10 ms).
- 3. In standby mode,  $t_{NMIW}/t_{IRQW} = t_{OSC2}$  (10 ms).




Figure 25.8 Reset Input Timing




Figure 25.9 Interrupt Signal Input Timing




Figure 25.10 Interrupt Signal Output Timing




Figure 25.11 Bus Release Timing



#### 25.4.3 Bus Timing

#### **Table 25.8 Bus Timing**

Conditions: Clock mode 2/6/7,  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $PV_{ss} = 0 \text{ V}$ ,  $Ta = -20^{\circ}\text{C}$  to +85°C

 $B\phi = 66.67 \text{ MHz}^{*1}$ 

Item	Symbol	Min.	Max.	_ Unit	Figure
Address delay time 1	t <sub>AD1</sub>	0 or 1* <sup>2</sup>	13	ns	Figures 25.12 to 25.37, 25.40 to 25.43
Address delay time 2	t <sub>AD2</sub>	1/2t <sub>cyc</sub>	1/2t <sub>cyc</sub> + 13	ns	Figure 25.20
Address delay time 3	t <sub>AD3</sub>	1/2t <sub>cyc</sub>	1/2t <sub>cyc</sub> + 13	ns	Figures 25.38, 25.39
Address setup time	t <sub>AS</sub>	0		ns	Figures 25.12 to 25.15, 25.20
Address hold time	t <sub>AH</sub>	0	_	ns	Figures 25.12 to 25.15
BS delay time	t <sub>BSD</sub>	_	13	ns	Figures 25.12 to 25.34, 25.38, 25.40 to 25.43
CS delay time 1	t <sub>CSD1</sub>	0 or 1* <sup>2</sup>	13	ns	Figures 25.12 to 25.37, 25.40 to 25.43
CS delay time 2	t <sub>CSD2</sub>	1/2t <sub>cyc</sub>	1/2t <sub>cyc</sub> + 13	ns	Figures 25.38, 25.39
Read write delay time 1	t <sub>RWD1</sub>	0 or 1* <sup>2</sup>	13	ns	Figures 25.12 to 25.37, 25.40 to 25.43
Read write delay time 2	t <sub>RWD2</sub>	1/2t <sub>cyc</sub>	1/2t <sub>cyc</sub> + 13	ns	Figures 25.38, 25.39
Read strobe delay time	t <sub>rsd</sub>	1/2t <sub>cyc</sub>	1/2t <sub>cyc</sub> + 13	ns	Figures 25.12 to 25.16, 25.18 to 25.20, 25.40, 25.41
Read data setup time 1	t <sub>RDS1</sub>	1/2t <sub>cyc</sub> + 13	_	ns	Figures 25.12 to 25.16, 25.18, 25.19, 25.40 to 25.43
Read data setup time 2	t <sub>RDS2</sub>	8	_	ns	Figures 25.17, 25.21 to 25.24, 25.29 to 25.31
Read data setup time 3	t <sub>RDS3</sub>	1/2t <sub>cyc</sub> + 13		ns	Figure 25.20
Read data setup time 4	t <sub>RDS4</sub>	1/2t <sub>cyc</sub> + 13	_	ns	Figure 25.38

 $B\phi = 66.67 \text{ MHz}^{*1}$ 

		$B\phi = 66.67 \text{ IMHZ}^*$			
Item	Symbol	Min.	Max.	Unit	Figure
Read data hold time 1	t <sub>rdh1</sub>	0	_	ns	Figures 25.12 to 25.16, 25.18, 25.19, 25.40 to 25.43
Read data hold time 2	t <sub>RDH2</sub>	2	_	ns	Figures 25.17, 25.21 to 25.24, 25.29 to 25.31
Read data hold time 3	t <sub>RDH3</sub>	0	_	ns	Figure 25.20
Read data hold time 4	t <sub>RDH4</sub>	1/2t <sub>cyc</sub> + 6	_	ns	Figure 25.38
Write enable delay time 1	t <sub>wed1</sub>	1/2t <sub>cyc</sub>	1/2t <sub>cyc</sub> + 13	ns	Figures 25.12 to 25.16, 25.18, 25.40, 25.41
Write enable delay time 2	$t_{_{WED2}}$	_	13	ns	Figure 25.19
Write data delay time 1	$t_{_{\mathrm{WDD1}}}$	_	13	ns	Figures 25.12 to 25.19, 25.40 to 25.43
Write data delay time 2	$t_{_{WDD2}}$	_	13	ns	Figures 25.25 to 25.28, 25.32 to 25.34
Write data delay time 3	t <sub>wdd3</sub>	_	1/2t <sub>cyc</sub> + 13	ns	Figure 25.38
Write data hold time 1	t <sub>wDH1</sub>	1	_	ns	Figures 25.12 to 25.19, 25.40 to 25.43
Write data hold time 2	t <sub>wDH2</sub>	1	_	ns	Figures 25.25 to 25.28, 25.32 to 25.34
Write data hold time 3	t <sub>wdh3</sub>	1/2t <sub>cyc</sub>		ns	Figure 25.38
Write data hold time 4	t <sub>wDH4</sub>	0	_	ns	Figures 25.12, 25.16, 25.40, 25.42
WAIT setup time	t <sub>wts</sub>	1/2t <sub>cyc</sub> + 8	_	ns	Figures 25.13 to 25.20, 25.41, 25.43
WAIT hold time	t <sub>wth</sub>	1/2t <sub>cyc</sub> + 5	_	ns	Figures 25.13 to 25.20, 25.41, 25.43
RAS delay time 1	t <sub>RASD1</sub>	1*3	13	ns	Figures 25.21 to 25.37
RAS delay time 2	t <sub>RASD2</sub>	1/2t <sub>cyc</sub>	$1/2t_{cyc} + 13$	ns	Figures 25.38, 25.39

Item	Symbol	Min.	Max.	Unit	Figure
CAS delay time 1	t <sub>CASD1</sub>	<b>1</b> * <sup>3</sup>	13	ns	Figures 25.21 to 25.37
CAS delay time 2	t <sub>CASD2</sub>	1/2t <sub>cyc</sub>	1/2t <sub>cyc</sub> + 13	ns	Figures 25.38, 25.39
DQM delay time 1	t <sub>DQMD1</sub>	<b>1</b> * <sup>3</sup>	13	ns	Figures 25.21 to 25.34
DQM delay time 2	t <sub>DQMD2</sub>	1/2t <sub>cyc</sub>	1/2t <sub>cyc</sub> + 13	ns	Figures 25.38, 25.39
CKE delay time 1	t <sub>CKED1</sub>	<b>1</b> * <sup>3</sup>	13	ns	Figure 25.36
CKE delay time 2	t <sub>CKED2</sub>	1/2t <sub>cyc</sub>	1/2t <sub>cyc</sub> + 13	ns	Figure 25.39
AH delay time	t <sub>AHD</sub>	1/2t <sub>cyc</sub>	1/2t <sub>cyc</sub> + 13	ns	Figure 25.16
Multiplexed address delay time	t <sub>MAD</sub>	_	13	ns	Figure 25.16
Multiplexed address hold time	t <sub>mah</sub>	1	_	ns	Figure 25.16
DACK, TEND delay time	t <sub>DACD</sub>	_	Refer to peripheral modules	ns	Figures 25.12 to 25.34, 25.38, 25.40 to 25.43
FRAME delay time	t <sub>FMD</sub>	0	13	ns	Figure 25.17
ICIORD delay time	t <sub>ICRSD</sub>	_	1/2t <sub>cyc</sub> + 13	ns	Figures 25.42, 25.43
ICIOWR delay time	t <sub>ICWSD</sub>	_	1/2t <sub>cyc</sub> + 13	ns	Figures 25.42, 25.43

Note: 1. The maximum value (f<sub>max</sub>) of Bφ (external bus clock) depends on the number of wait cycles and the system configuration of your board.

- Values when the SDRAM is used. Be sure to set ACSWR in clock mode 2. For details, see sections from 8.4.8, AC Characteristics Switching Register (ACSWR), to 8.4.10, Sequence to Write to ACSWR.
- Be sure to set ACSWR in clock mode 2. For details, see sections from 8.4.8, AC Characteristics Switching Register (ACSWR), to 8.4.10, Sequence to Write to ACSWR.




Figure 25.12 Basic Bus Timing for Normal Space (No Wait)




Figure 25.13 Basic Bus Timing for Normal Space (One Software Wait Cycle)




Figure 25.14 Basic Bus Timing for Normal Space (One External Wait Cycle)




Figure 25.15 Basic Bus Timing for Normal Space (One Software Wait Cycle, External Wait Cycle Valid (WM Bit = 0), No Idle Cycle)




Figure 25.16 MPX-I/O Interface Bus Cycle (Three Address Cycles, One Software Wait Cycle, One External Wait Cycle)




Figure 25.17 Burst MPX-I/O Interface Bus Cycle Single Read Write (One Address Cycle, One Software Wait Cycle)




Figure 25.18 Bus Cycle of SRAM with Byte Selection (SW = 1 Cycle, HW = 1 Cycle, One Asynchronous External Wait Cycle, BAS = 0 (Write Cycle UB/LB Control))




Figure 25.19 Bus Cycle of SRAM with Byte Selection (SW = 1 Cycle, HW = 1 Cycle, One Asynchronous External Wait Cycle, BAS = 1 (Write Cycle WE Control))




Figure 25.20 Burst ROM Read Cycle
(One Software Wait Cycle, One Asynchronous External Burst Wait Cycle, Two Burst)




Figure 25.21 Synchronous DRAM Single Read Bus Cycle (Auto Precharge, CAS Latency 2, WTRCD = 0 Cycle, WTRP = 0 Cycle)




Figure 25.22 Synchronous DRAM Single Read Bus Cycle (Auto Precharge, CAS Latency 2, WTRCD = 1 Cycle, WTRP = 1 Cycle)




Figure 25.23 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles) (Auto Precharge, CAS Latency 2, WTRCD = 0 Cycle, WTRP = 1 Cycle)




Figure 25.24 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles) (Auto Precharge, CAS Latency 2, WTRCD = 1 Cycle, WTRP = 0 Cycle)




Figure 25.25 Synchronous DRAM Single Write Bus Cycle (Auto Precharge, TRWL = 1 Cycle)




Figure 25.26 Synchronous DRAM Single Write Bus Cycle (Auto Precharge, WTRCD = 2 Cycles, TRWL = 1 Cycle)




Figure 25.27 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Auto Precharge, WTRCD = 0 Cycle, TRWL = 1 Cycle)




Figure 25.28 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Auto Precharge, WTRCD = 1 Cycle, TRWL = 1 Cycle)




Figure 25.29 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles)
(Bank Active Mode: ACT + READ Commands, CAS Latency 2, WTRCD = 0 Cycle)




Figure 25.30 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles)
(Bank Active Mode: READ Command, Same Row Address, CAS Latency 2, WTRCD = 0 Cycle)




Figure 25.31 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles)
(Bank Active Mode: PRE + ACT + READ Commands, Different Row Addresses,
CAS Latency 2, WTRCD = 0 Cycle)




Figure 25.32 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Bank Active Mode: ACT + WRITE Commands, WTRCD = 0 Cycle, TRWL = 0 Cycle)




Figure 25.33 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Bank Active Mode: WRITE Command, Same Row Address, WTRCD = 0 Cycle,
TRWL = 0 Cycle)




Figure 25.34 Synchronous DRAM Burst Write Bus Cycle (Four Write Cycles)
(Bank Active Mode: PRE + ACT + WRITE Commands, Different Row Addresses,
WTRCD = 0 Cycle, TRWL = 0 Cycle)




Figure 25.35 Synchronous DRAM Auto-Refreshing Timing (WTRP = 1 Cycle, WTRC = 3 Cycles)




Figure 25.36 Synchronous DRAM Self-Refreshing Timing (WTRP = 1 Cycle)




Figure 25.37 Synchronous DRAM Mode Register Write Timing (WTRP = 1 Cycle)




Figure 25.38 Synchronous DRAM Access Timing in Low-Frequency Mode (Auto-Precharge, TRWL = 2 Cycles)




Figure 25.39 Synchronous DRAM Self-Refreshing Timing in Low-Frequency Mode (WTRP = 2 Cycles)

Downloaded from **Elcodis.com** electronic components distributor




Figure 25.40 PCMCIA Memory Card Bus Cycle (TED = 0 Cycle, TEH = 0 Cycle, No Wait)




Figure 25.41 PCMCIA Memory Card Bus Cycle (TED = 2 Cycles, TEH = 1 Cycle, Software Wait Cycle 0, Hardware Wait Cycle 1)

Downloaded from Elcodis.com electronic components distributor




Figure 25.42 PCMCIA I/O Card Bus Cycle (TED = 0 Cycle, TEH = 0 Cycle, No Wait)




Figure 25.43 PCMCIA I/O Card Bus Cycle (TED = 2 Cycles, TEH = 1 Cycle, Software Wait Cycle 0, Hardware Wait Cycle 1)

## 25.4.4 UBC Trigger Timing

#### Table 25.9 UBC Trigger Timing

Conditions:  $V_{cc} = 1.15 \text{ V}$  to 1.35 V,  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,

 $V_{ss} = PV_{ss} = AV_{ss} = 0 \text{ V}, Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C}$ 

Item	Symbol	Min.	Max.	Unit	Figure
UBCTRG delay time	t <sub>ubctgd</sub>	_	14	ns	Figure 25.44




Figure 25.44 UBC Trigger Timing

#### 25.4.5 DMAC Module Timing

#### **Table 25.10 DMAC Module Timing**

Conditions:  $V_{cc} = 1.15 \text{ V}$  to 1.35 V,  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,

 $V_{ss} = PV_{ss} = AV_{ss} = 0 \text{ V}, Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C}$ 

Item	Symbol	Min.	Max.	Unit	Figure
DREQ setup time	t <sub>DRQS</sub>	15	_	ns	Figure 25.45
DREQ hold time	t <sub>DRQH</sub>	15	_	_	
DACK, TEND delay time	t <sub>DACD</sub>	_	15		Figure 25.46




Figure 25.45 DREQ Input Timing




Figure 25.46 DACK, TEND Output Timing

#### 25.4.6 MTU2, MTU2S Module Timing

#### Table 25.11 MTU2, MTU2S Module Timing

Conditions:  $V_{cc} = 1.15 \text{ V to } 1.35 \text{ V}, PV_{cc} = AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{ss} = PV_{ss} = AV_{ss} = 0 \text{ V}, Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C}$ 

Item	Symbol	Min.	Max.	Unit	Figure
Output compare output delay time	$t_{\text{TOCD}}$	_	100	ns	Figure 25.47
Input capture input setup time	t <sub>TICS</sub>	t <sub>cyc</sub> /2 + 20	_	ns	_
Timer input setup time	t <sub>TCKS</sub>	t <sub>cyc</sub> + 20	_	ns	Figure 25.48
Timer clock pulse width (single edge)	t <sub>TCKWH/L</sub>	1.5		t <sub>pcyc</sub>	_
Timer clock pulse width (both edges)	t <sub>TCKWH/L</sub>	2.5	_	t <sub>pcyc</sub>	_
Timer clock pulse width (phase counting mode)	t <sub>TCKWH/L</sub>	2.5		$t_{\scriptscriptstyle pcyc}$	_

Note: t<sub>poyc</sub> indicates peripheral clock (Pφ) cycle.




Figure 25.47 MTU2, MTU2S Input/Output Timing




Figure 25.48 MTU2, MTU2S Clock Input Timing

#### 25.4.7 POE2 Module Timing

#### **Table 25.12 POE2 Module Timing**

Conditions:  $V_{cc} = 1.15 \text{ V to } 1.35 \text{ V}, PV_{cc} = AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{ss} = PV_{ss} = AV_{ss} = 0 \text{ V}, Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C}$ 

Item	Symbol	Min.	Max.	Unit	Figure
POE input setup time	t <sub>POES</sub>	t <sub>cyc</sub> /2 + 10	_	ns	Figure 25.49
POE input pulse width	t <sub>POEW</sub>	1.5	_	t <sub>pcyc</sub>	

Note:  $t_{perc}$  indicates peripheral clock (P $\phi$ ) cycle.




Figure 25.49 POE2 Input/Output Timing

#### 25.4.8 Watchdog Timer Timing

## **Table 25.13 Watchdog Timer Timing**

Conditions:  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc} = 1.15 \text{ V}$  to 1.35 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $PV_{ss} = V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $Ta = -20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 

Item	Symbol	Min.	Max.	Unit	Figure
WDTOVF delay time	t <sub>wovd</sub>	_	100	ns	Figure 25.50




Figure 25.50 Watchdog Timer Timing

#### 25.4.9 SCIF Module Timing

#### **Table 25.14 SCIF Module Timing**

Conditions:  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc} = 1.15 \text{ V}$  to 1.35 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ss} = PV_{ss} = AV_{ss} = 0 \text{ V}$ ,  $Ta = -20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 

Item		Symbol	Min.	Max.	Unit	Figure
Input clock cycle	(clocked synchronous)	t <sub>scyc</sub>	12	_	t <sub>pcyc</sub>	Figure 25.51
	(asynchronous)	_	4	_	t <sub>pcyc</sub>	Figure 25.51
Input clock rise tin	ne	t <sub>scKr</sub>	_	1.5	t <sub>pcyc</sub>	Figure 25.51
Input clock fall tim	е	t <sub>SCKf</sub>	_	1.5	t <sub>pcyc</sub>	Figure 25.51
Input clock width		t <sub>sckw</sub>	0.4	0.6	t <sub>scyc</sub>	Figure 25.51
Transmit data dela (clocked synchror	•	$\mathbf{t}_{\scriptscriptstyleTXD}$	_	3 t <sub>pcyc</sub> + 15	t <sub>pcyc</sub>	Figure 25.52
Receive data setu (clocked synchror	•	t <sub>RXS</sub>	4 t <sub>pcyc</sub> + 15	_	ns	Figure 25.52
Receive data hold (clocked synchror		t <sub>RXH</sub>	100	_	ns	Figure 25.52

Note: t<sub>pcyc</sub> indicates peripheral clock (Pφ) cycle.




Figure 25.51 SCK Input Clock Timing




Figure 25.52 SCIF Input/Output Timing in Clocked Synchronous Mode

#### 25.4.10 IIC3 Module Timing

## Table 25.15 I<sup>2</sup>C Bus Interface 3 Timing

Conditions:  $V_{cc} = 1.15$  V to 1.35 V,  $AV_{cc} = PV_{cc} = 3.0$  V to 3.6 V,  $V_{ss} = AV_{ss} = PV_{ss} = 0$  V, Ta = -20°C to +85°C

			Spec				
Item	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	Figure
SCL input cycle time	t <sub>scl</sub>		12 t <sub>pcyc</sub> *1 + 600	_	_	ns	Figure 25.53
SCL input high pulse width	t <sub>sclh</sub>		$3 t_{pcyc}^{*1} + 300$	_	_	ns	
SCL input low pulse width	t <sub>scll</sub>		5 t <sub>pcyc</sub> *1 + 300	_	_	ns	_
SCL, SDA input rise time	$t_{_{\mathrm{Sr}}}$		_	_	300	ns	_
SCL, SDA input fall time	$t_{_{\mathrm{Sf}}}$		_	_	300	ns	
SCL, SDA input spike pulse removal time*2	t <sub>sp</sub>		_	_	1, 2	t <sub>pcyc</sub> *1	
SDA input bus free time	t <sub>BUF</sub>		5	_	_	t <sub>pcyc</sub> *1	_
Start condition input hold time	t <sub>stah</sub>		3	_	_	t <sub>pcyc</sub> *1	_
Retransmit start condition input setup time	t <sub>stas</sub>		3	_	_	t <sub>pcyc</sub> *1	
Stop condition input setup time	t <sub>stos</sub>		3	_	_	t <sub>pcyc</sub> *1	_
Data input setup time	t <sub>sdas</sub>		1 t <sub>pcyc</sub> *1 + 20	_	_	ns	
Data input hold time	t <sub>sdah</sub>		0	_	_	ns	_
SCL, SDA capacitive load	Cb		0	_	400	pF	_
SCL, SDA output fall time*3	t <sub>sf</sub>	$PV_{cc} = 3.0 \text{ to } 3.6 \text{ V}$	_	_	250	ns	

Notes: 1. t<sub>pcyc</sub> indicates peripheral clock (Pφ) cycle.

- 2. Depends on the value of NF2CYC.
- 3. Indicates the I/O buffer characteristic.




Figure 25.53 I<sup>2</sup>C Bus Interface 3 Input/Output Timing

#### 25.4.11 A/D Trigger Input Timing

#### **Table 25.16 A/D Trigger Input Timing**

Conditions: 
$$V_{cc} = 1.15 \text{ V}$$
 to 1.35 V,  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ss} = PV_{ss} = AV_{ss} = 0 \text{ V}$ ,  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{c$ 

Module	Item		Symbol	Min.	Max.	Unit	Figure
A/D		B:P clock ratio = 1:1	t <sub>TRGS</sub>	17	_	ns	Figure 25.54
converter	setup time	B:P clock ratio = 2:1	_	t <sub>cyc</sub> + 17	_		
		B:P clock ratio = 4:1	_	$3 \times t_{\text{cyc}} + 17$	_		




Figure 25.54 A/D Converter External Trigger Input Timing

#### **25.4.12 I/O Port Timing**

## Table 25.17 I/O Port Timing

Conditions:  $V_{cc} = 1.15 \text{ V}$  to 1.35 V,  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ss} = PV_{ss} = AV_{ss} = 0 \text{ V}$ ,  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{c$ 

Item	Symbol	Min.	Max.	Unit	Figure
Output data delay time	t <sub>PORTD</sub>		100	ns	Figure 25.55
Input data setup time	t <sub>PORTS</sub>	100	_		
Input data hold time	t <sub>PORTH</sub>	100	_		_




Figure 25.55 I/O Port Timing

#### 25.4.13 H-UDI Related Pin Timing

## **Table 25.18 H-UDI Related Pin Timing**

Conditions:  $V_{cc} = 1.15 \text{ V}$  to 1.35 V,  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,

 $V_{ss} = PV_{ss} = AV_{ss} = 0 \text{ V}, \text{ Ta} = -20^{\circ}\text{C to } +85^{\circ}\text{C}$ 

Item	Symbol	Min.	Max.	Unit	Figure
TCK cycle time	t <sub>TCKcyc</sub>	50*	_	ns	Figure 25.56
TCK high pulse width	t <sub>тскн</sub>	0.4	0.6	t <sub>TCKcyc</sub>	
TCK low pulse width	t <sub>TCKL</sub>	0.4	0.6	t <sub>TCKcyc</sub>	
TDI setup time	t <sub>TDIS</sub>	10	_	ns	Figure 25.57
TDI hold time	t <sub>tdih</sub>	10	_	ns	
TMS setup time	t <sub>mss</sub>	10	_	ns	
TMS hold time	$t_{\scriptscriptstyleTMSH}$	10	_	ns	
TDO delay time	t <sub>TDOD</sub>	_	16	ns	

Note: \* Should be greater than the peripheral clock ( $P\phi$ ) cycle time.




Figure 25.56 TCK Input Timing




Figure 25.57 H-UDI Data Transfer Timing

#### 25.4.14 AC Characteristics Measurement Conditions

- I/O signal reference level:  $PV_{cc}/2$  ( $PV_{cc} = 3.0$  to 3.6 V,  $V_{cc} = 1.15$  to 1.35 V)
- Input pulse level:  $PV_{ss}$  to 3.0 V (where  $\overline{RES}$ ,  $\overline{MRES}$ , NMI, MD2, MD0, MD\_CLK2, MD\_CLK0,  $\overline{ASEMD}$ ,  $\overline{TRST}$ , and Schmitt trigger input pins are within  $PV_{ss}$  to  $PV_{cc}$ )
- Input rise and fall times: 1 ns




Figure 25.58 Output Load Circuit

## 25.5 A/D Converter Characteristics

Table 25.19 lists the A/D converter characteristics.

#### **Table 25.19 A/D Converter Characteristics**

Conditions:  $V_{CC} = 1.15 \text{ V to } 1.35 \text{ V}, PV_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{CC} = 3.0 \text{ V to } 3.6 \text{ V},$ 

-20°C to +85°C

Item	Min.	Тур.	Max.	Unit
Resolution	10	10	10	bits
Conversion time	3.9	_	_	μs
Analog input capacitance	_	_	20	рF
Permissible signal-source impedance	_	_	5	kΩ
Nonlinearity error	_	_	±3.0*	LSB
Offset error	_		±2.0*	LSB
Full-scale error	_	_	±2.0*	LSB
Quantization error	_	_	±0.5*	LSB
Absolute accuracy	_	_	±4.0	LSB

Note: \* Reference values

## 25.6 D/A Converter Characteristics

Table 25.20 lists the D/A converter characteristics.

#### Table 25.20 D/A Converter Characteristics

Conditions:  $V_{cc} = 1.15 \text{ V}$  to 1.35 V,  $PV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,

 $PVcc - 0.3 \ V \leq AVcc \leq PVcc, \ AV_{ref} = 3.0 \ V \ to \ AV_{cc}, \ V_{ss} = PV_{ss} = AV_{ss} = 0 \ V, \ Ta = 100 \ V \ to \ AV_{cc}$ 

-20°C to +85°C

Item	Min.	Тур.	Max.	Unit	Test Conditions
Resolution	8	8	8	bits	
Conversion time	10	_	_	μs	Load capacitance 20 pF
Absolute accuracy	_	±2.0	±3.0	LSB	Load resistance 2 M $\Omega$
	_	_	±2.5	LSB	Load resistance 4 M $\Omega$

# Appendix

## A. Pin States

**Table A.1** Pin States

	Pin Function		Pin State								
			Reset State				Power-Down State				
		F	ower-On	*7				Bus Mastership Release			
		Area 0	Data Bus	Width		Software					
Туре	Pin Name	8 Bits	16 Bits	32 Bits	Manual	Standby	Sleep				
Clock	CKIO (clock mode 2)		0		0	O/Z* <sup>2</sup>	0	O/Z* <sup>2</sup>			
	CKIO (clock mode 7)		I		I	I	I	I			
	XTAL (clock mode 2)		0			L	0	0			
	XTAL (clock mode 7)*6	0			0	L	0	0			
	EXTAL (clock mode 2)	ı			I	I	I	I			
	EXTAL (clock mode 7)*6		Z		Z	Z	Z	Z			
System	RES		I		I	I	I	I			
control	MRES		_		I	I	I	I			
	WDTOVF		Н		0	Н	0	0			
	BREQ		_		I	Z	I	I			
	BACK		_		0	Z	0	L			
Operating	MD2, MD0		I			I	I	I			
mode control	MD_CLK2, MD_CLK0		I		I	I	I	I			
Interrupt	NMI		I		I	I	I	I			
	IRQ7 to IRQ0		_			I	ı	I			
	PINT7 to PINT0		_		I	Z	I	I			
	IRQOUT				0	H/Z*1	0	0			

Pin Function		Pin State							
		Reset State				Power-Down State			
		Power-On* <sup>7</sup>					5		
		Area 0	Data Bus	s Width		Software		Bus Mastership	
Туре	Pin Name	8 Bits	16 Bits	32 Bits	Manual	Standby	Sleep	Release	
Address	A25 to A21		_		0	O/Z*3	0	Z	
bus	A20 to A2		0		0	O/Z*3	0	Z	
	A1	C	)		0	O/Z*3	0	Z	
	A0	0	-		0	O/Z*3	0	Z	
Data bus	D31 to D16	_	_	Z	I/O	Z	I/O	Z	
	D15 to D8			Z	I/O	Z	I/O	Z	
	D7 to D0	Z			I/O	Z	I/O	Z	
Bus control	WAIT	_			I	Z	I	Z	
	IOIS16	_			I	Z	I	I	
	CS0	Н			0	H/Z* <sup>3</sup>	0	Z	
	CS8 to CS1, CE1A, CE1B, CE2A, CE2B	_			0	H/Z* <sup>3</sup>	0	Z	
	BS		_		0	H/Z* <sup>3</sup>	0	Z	
	RD	Н			0	H/Z*3	0	Z	
	RD/WR	_			0	H/Z* <sup>3</sup>	0	Z	
	WE3/DQMUU/ ICIOWR/AH, WE2/DQMUL/ ICIORD, WE1/DQMLU/WE, WE0/DQMLL	_			0	H/Z* <sup>3</sup>	0	Z	
	FRAME	_			0	H/Z* <sup>3</sup>	0	Z	
	RASU, RASL	_			0	O/Z*2	0	O/Z*2	
	CASU, CASL								
	CKE				0	O/Z*2	0	O/Z*2	
	REFOUT				0	H/Z*1	0	0	

Pin Function		Pin State							
			Rese	t State		Power-Do			
		P	ower-On	*7				Bus Mastership	
		Area 0	Data Bus	Width		Software			
Type	Pin Name	8 Bits	16 Bits	32 Bits	Manual	Standby	Sleep	Release	
DMAC	DREQ3 to DREQ0		_		I	Z	I	I	
	DACK3 to DACK0		_		0	O/Z*1	0	0	
	TEND1, TEND0		_		0	O/Z*1	0	0	
MTU2	TCLKA, TCLKB, TCLKC, TCLKD		_		I	Z	I	I	
	TIOC0A* <sup>5</sup> , TIOC0B* <sup>5</sup> , TIOC0C* <sup>5</sup> , TIOC0D* <sup>5</sup>				I/O	K/Z* <sup>1</sup>	I/O	I/O	
	TIOC1A, TIOC1B		_		I/O	K/Z* <sup>1</sup>	I/O	I/O	
	TIOC2A, TIOC2B		_		I/O	K/Z* <sup>1</sup>	I/O	I/O	
	TIOC3A, TIOC3B* <sup>5</sup> , TIOC3C, TIOC3D* <sup>5</sup>		_		I/O	K/Z* <sup>1</sup>	I/O	I/O	
	TIOC4A* <sup>5</sup> , TIOC4B* <sup>5</sup> , TIOC4C* <sup>5</sup> , TIOC4D* <sup>5</sup>		_		I/O	K/Z* <sup>1</sup>	I/O	I/O	
	TIC5U, TIC5V, TIC5W		_		I	Z	I	I	
MTU2S	TIOC3AS, TIOC3BS* <sup>5</sup> , TIOC3CS, TIOC3DS* <sup>5</sup>		_		I/O	K/Z* <sup>1</sup>	I/O	I/O	
	TIOC4AS* <sup>5</sup> , TIOC4BS* <sup>5</sup> , TIOC4CS* <sup>5</sup> , TIOC4DS* <sup>5</sup>		_		I/O	K/Z* <sup>1</sup>	I/O	I/O	
	TIC5US, TIC5VS, TIC5WS		_		I	Z	I	I	
POE2	POE8 to POE0		_		I	Z	I	I	
SCIF	SCK3 to SCK0		_		I/O	K/Z*1	I/O	I/O	
	RxD3 to RxD0		_		I	Z	1	I	
	TxD3 to TxD0				O/Z	O/Z*1	O/Z	O/Z	
	RTS3	_			I/O	K/Z*1	I/O	I/O	
	CTS3		_		I/O	K/Z* <sup>1</sup>	I/O	I/O	
A/D	AN7 to AN0		Z		I	Z	1	I	
converter	ADTRG		_		I	Z	I	I	

Pin Function		Pin State								
		Reset State				Power-Do				
		P	Power-On	*7				1		
		Area 0	Data Bus	Width		Software		Bus Mastership		
Туре	Pin Name	8 Bits	16 Bits	32 Bits	Manual	Standby	Sleep	Release		
D/A converter	DA1, DA0		Z		0	0	0	0		
IIC3	SCL		_		I/O	Z	I/O	I/O		
	SDA		_		I/O	Z	I/O	I/O		
Emulator	AUDSYNC		_		0	0	0	0		
	AUDCK				0	0	0	0		
	AUDATA3 to AUDATA0		_		0	0	0	0		
	ASEMD		I		I	I	I	I		
	ASEBRK		I		I	I	I	I		
	ASEBRKAK	0			0	I	0	0		
	TRST	ı			I	I	I	I		
	тск	I			I	I	I	I		
	TDI	ı		I	I	I	I			
	TDO		O/Z*4		O/Z*4	O/Z* <sup>4</sup>	O/Z*4	O/Z* <sup>4</sup>		
	TMS		I		I	I	I	I		
UBC	UBCTRG		_		0	O/Z*1	0	0		
I/O port	PA25 to PA16, PA13 to PA11, PA9 to PA0		Z		I/O	K/Z* <sup>1</sup>	I/O	I/O		
	PB9, PB5, PB4		Z			K/Z* <sup>1</sup>	I/O	I/O		
	PB3, PB2		Z		I	Z	I	I		
	PC1	_	_	Z	I/O	K/Z* <sup>1</sup>	I/O	I/O		
	PC0	_		Z	I/O	K/Z* <sup>1</sup>	I/O	I/O		
	PD31, PD30, PD29 to PD24* <sup>5</sup> , PD23 to PD16		Z	_	I/O	K/Z* <sup>1</sup>	I/O	I/O		
	PD15 to PD11* <sup>5</sup> , PD10, PD9* <sup>5</sup> , PD8	Z	_	_	I/O	K/Z* <sup>1</sup>	I/O	I/O		

	Pin Function	Pin State							
		Reset State				Power-Down State			
		Power-On* <sup>7</sup> Area 0 Data Bus Width					Bus Mastership		
					Software				
Туре	Pin Name	8 Bits	16 Bits	32 Bits	Manual	Standby	Sleep	Release	
I/O port	PE16, PE15 to PE11*5, PE10, PE9*5, PE8 to PE0		Z		I/O	K/Z* <sup>1</sup>	I/O	I/O	
	PF7 to PF0		Z		I	Z	I	I	

#### [Legend]

I: Input

O: Output

H: High-level output

L: Low-level output

Z: High-impedance

K: Input pins become high-impedance, and output pins retain their state.

Notes: 1. Controlled by the HIZ bit in standby control register 3 (STBCR3) (see section 22, Power-Down Modes).

- 2. Controlled by the HIZCNT bit in the common control register of the BSC (see section 8, Bus State Controller (BSC)).
- Controlled by the HIZMEM bit in the common control register of the BSC (see section 8, Bus State Controller (BSC)).
- 4. Z when the TAP controller of the H-UDI is neither the Shift-DR nor Shift-IR state.
- 5. High-impedance control through POE2 (see section 12, Port Output Enable 2 (POE2)).
- 6. The EXTAL pin must be pulled up and the XTAL pin must be open.
- 7. Power-on reset by low-level input to the RES pin. The pin states after a power-on reset by the H-UDI reset assert command or WDT overflow are the same as the initial pin states at normal operation (see section 19, Pin Function Controller (PFC)).

# **B.** Product Lineup

## **Table B.1** Product Lineup

Product Type	Product Code	Package
SH7206	R5S72060W200FPV	LQFP2424-176Cu (FP-176CV)

## **C.** Package Dimensions




Figure C.1 Package Dimensions



### Main Revisions and Additions in this Edition

Item	Page	Revision (See	Manual fo	r Det	ails)	
Figure 1.1 Block Diagram	7	Amended.				
		CPU instruction fetch be CPU memory access be Internal bus (I bus) (				
Table 1.2 Pin Functions	12	Added.				
		Classification	Symbol	I/O	Name	Function
		Bus control	REFOUT	0	Refresh request	Request signal for refresh execution.
Table 1.3 List of Pins	18	Amended.				
			Function 4		1	
		Pin NO.	Pin I	Name	•	I/O
		61	Rī	S3		I/O
3.6.1 Note on Inputting External Clock	85	Added.				
3.6.3 Note on Resonator	86	Added.				

Table 5.5 Interrupt Response Time

Amended. 143

				Numb	er of States
Item			NMI	User Break	H-UDI
Time from input of	' i i i i i i i i i i i i i i i i i i i	Min.	_		3 lcyc + m1 + m2
input of banking without request signal to CPU until sequence currently being banking without register bank overflow	Max.	_		12 lcyc + m1 + m2	
executed is completed, interrupt	Register banking	Min.	_		3 lcyc + m1 + m2
exception handling starts, and first instruction in interrupt exception service routine is fetched	with register bank overflow	Max.	_		3 lcyc + m1 + m2 + 19(m4)
Interrupt response time	,	Min.	_	_	5 lcyc + 1 Pcyc + m1 + m2
	register bank overflow	Max.	_	—	14 lcyc + 1 Pcyc + m1 + m2
	Register banking with	Min.	_	_	5 lcyc + 1 Pcyc + m1 + m2
	register - bank overflow		_	_	5 lcyc + 1 Pcyc + m1 + m2 + 19(m4)



Item	Page	Revision (See Manual for Details)				
6.5 Usage Notes	178	Added.				
		9. Do not set a user break before instruction execution for the instruction following the DIVU or DIVS instruction. If a user break before instruction execution is set for the instruction following the DIVU or DIVS instruction and an exception or interrupt occurs during execution of the DIVU or DIVS instruction, a user break occurs before instruction execution even though execution of the DIVU or DIVS instruction is halted.				
		10. Do not set a user break both before instruction execution and after instruction execution for instruction of the same address. If, for example, a user break before instruction execution on channel 0 and a user break after instruction on channel 1 are set at the instruction of the same address, the condition match flag for the channel 1 is set even though a user break on channel 0 occurs before instruction execution.				
7.1.1 Cache Structure	180	Amended.				
(1) Address Array		In this LSI, the addresses of the cache-enabled space are H'00000000 to H'1FFFFFFF (see section 8, Bus State Controller (BSC)), and therefore the upper three bits of the tag address are cleared to 0.				
7.4.4 Notes	197	Added.				
		<ol><li>Memory-mapped cache can be accessed only by the CPU and not by the DMAC. Registers can be accessed by the CPU and the DMAC.</li></ol>				
8.4.2 CSn Space Bus Control	215	Amended.				
Register (CSnBCR) (n = 0 to 8)		Bit Bit Name Description				
		10, 9 BSZ[1:0] 6. If area 0 is specified as clocked synchronous burst ROM space, the bus width can be specified as either 16 bits or 32 bits.				

8.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0 to 8)

- (2) Burst ROM (Clocked Asynchronous)
- CS0WCR

234 Amended.

> Description Bit Bit Name **Burst Count Specification** 21, 20 BST[1:0]

> > Specify the burst count for 16-byte access. These bits must not be set to B'11.

Bus Width	BST [1:0]	Burst count
8 bits	00	16 burst × one time
	01	4 burst $\times$ four times
16 bits	00	8 burst $\times$ one time
	01	2 burst $\times$ four times
	10	4-4 or 2-4-2 burst
32 bits	XX	4 burst × one time

8.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0 to 8)

- (2) Burst ROM (Clocked Asynchronous)
- CS4WCR

237 Amended.

Bit

21, 20	BST[1:0]	Burst Co	unt Spe	cification			
			count for 16-byte its must not be set to				
		Bus Width	BST [1:0]	Burst count			
		8 bits	00	16 burst × one time			
			01	4 burst $\times$ four times			
		16 bits	00	8 burst $\times$ one time			
			01	2 burst $\times$ four times			
			10	4-4 or 2-4-2 burst			
		32 bits	XX	4 burst × one time			

Bit Name Description

Item	Page	Revision (See	Manual for Def	ails)			
8.5.7 Burst ROM (Clocked	324	Added.					
Asynchronous) Interface		In the single access or write access that does not perform the burst operation in the burst ROM (clocasynchronous) interface, access timing is same as normal space. In addition, there are some restriction 16-byte write access. For details, see section 8 Usage Notes.					
Table 8.17 Relationship between	324	Amended.					
Bus Width, Access Size, and Number of Bursts		Bus Width	Access Size	CSnWCR. BST[1:0] Bits			
		8 bits	16 bytes	00			
8.5.9 PCMCIA Interface (2) Basic Timing for I/O Card Interface	336	with the IOIS16 card. The bus we modifying the Carthere are some	signal, which is width must alway CS5BCR or CS6 restrictions on	be switched dynamically soutput from an I/O ys be switched by BCR setting. In addition, the bus width of the I/O section 8.6, Usage			
8.5.14 Others	353,	Amended.					
(2) Access from the Side of the LSI Internal Bus Master	354	cache bus $\rightarrow$ C	PU bus				
8.6 Usage Notes	356	Added.					

9.3.4 DMA Channel Control Registers (CHCR)

371 Note deleted.

Bit Bit Name Description

16 AL Acknowledge Level
Specifies the DACK (acknowledge) signal output is high active or low active.
This bit is valid only in CHCR\_0 to

This bit is valid only in CHCR\_0 to CHCR\_3. This bit is reserved in CHCR\_4 to CHCR\_7; it is always read as 0 and the write value should always be 0.

- 0: Low-active output from DACK
- 1: High-active output from DACK

Note: When selecting high-active outputfor DACK, pull down the DACK pinand specify the pin function by the following procedure:

- 1. After starting the LSI by a reset, select high active output for the DACK pin by CHCR in the DMAC.
- 2. Then, select the DACK pinfunction in the pin functioncontroller.
- 3. After the above setting is completed, do not modify the DACK pin setting in CHCR.

9.4.5 Number of Bus Cycles and DREQ Pin Sampling Timing

Amended and added.

405

The unit of the DMA transfer is divided into multiple bus cycles when 16-byte transfer is performed for an 8-bit, 16-bit, or 32-bit external device, when longword access is performed for an 8-bit or 16-bit external device, or when word access is performed for an 8-bit external device. When a setting is made so that the DMA transfer size is divided into multiple bus cycles and the  $\overline{CS}$  signal is negated between bus cycles, note that DACK and TEND are divided like the  $\overline{CS}$  signal for data alignment as shown in figure 9.18. Also, the DREQ sampling may not be detected correctly with divided DACK, and one extra overrun may occur at maximum. Use a setting that does not divide DACK or specify a transfer size smaller than the external device bus width if DACK is divided.

Item	Page	Revision (See Manual for Details)				
Table 10.2 Pin Configuration	413	Note added.  Note: For the pin configuration in complementary PV mode, see table 10.54 in section 10.4.8, Complementary PWM Mode.				
10.3.2 Timer Mode Register	423	Amei	nded.			
(TMDR)		Bit	Bit Name	Description		
		5	BFB	Buffer Operation B		
				Specifies whether TGRB is to operate in the normal way, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare is not generated in a mode other than complementary PWM. TGRD compare match is generated in complementary PWM mode. When compare match occurs during the Tb period in complementary PWM mode, TGRD is set. Therefore, set the TGIED bit in the timer interrupt enable register 3/4 (TIER_3/4) to 0.		
		4	BFA	Buffer Operation A		
				Specifies whether TGRA is to operate in the normal way, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare is not generated in a mode other than complementary PWM. TGRC compare match is generated when in complementary PWM mode. When compare match for channel 4 occurs during the Tb period in complementary PWM mode, TGFC is set. Therefore, set the TGIEC bit in the timer interrupt enable register 4 (TIER_4) to 0.		
10.3.3 Timer I/O Control Register	425	Amei	nded.			
(TIOR)		_		e set while TMDR is set in normal M mode, or phase counting mode.		

Item	Page	Revision (See Manual for Details)					
10.3.6 Timer Status Register	450	Amer	nded.				
(TSR)	to 453	Bit	Bit Name	R/W	Description		
• TSR_0, TSR_1, TSR_2,	400	5	TCFU	R/(W)*1	[Clearing condition]		
TSR_3, TSR_4					<ul> <li>When 0 is written to TCFU after reading TCFU = 1*2</li> </ul>		
		4	TCFV	R/(W)*1	[Clearing condition]		
				: : :	<ul> <li>When 0 is written to TCFV after reading TCFV = 1*2</li> </ul>		
		3	TGFD	R/(W)*1	[Clearing condition]		
					<ul> <li>When 0 is written to TGFD after reading TGFD = 1*2</li> </ul>		
		2	TGFC	R/(W)*1	[Clearing condition]		
					<ul> <li>When 0 is written to TGFC after reading TGFC = 1*2</li> </ul>		
		1	TGFB	R/(W)*1	[Clearing condition]		
					<ul> <li>When 0 is written to TGFB after reading TGFB = 1*2</li> </ul>		
		0	TGFA	R/(W)*1	[Clearing conditions]		
					<ul> <li>When DMAC is activated by TGIA interrupt.</li> </ul>		
					<ul> <li>When 0 is written to TGFA after reading TGFA = 1*2</li> </ul>		
		Notes: 1. Writing 0 to this bit after reading it as 1 cle flag and is the only allowed way.					
			write Write	0 to the b	the timer status register (TSR), it to be cleared after reading 1. r bits. But 1 is not actually written us value is held.		
10.3.6 Timer Status Register	454	Amer	nded.				
(TSR)		Bit	Bit Name	R/W	Description		
• TSR2_0		1	TGFF	R/(W)*1	[Clearing condition]		
					<ul> <li>When 0 is written to TGFF after reading TGFF = 1*2</li> </ul>		
		0	TGFE	R/(W)*1	[Clearing condition]		
					<ul> <li>When 0 is written to TGFE after reading TGFE = 1*2</li> </ul>		
		Notes	flag a	and is the	s bit after reading it as 1 clears the only allowed way.		
			write Write	0 to the b	o the timer status register (TSR), it to be cleared after reading 1. r bits. But 1 is not actually written us value is held.		

Item	Page	Revision (See Manual for Details)				
10.3.6 Timer Status Register	455	Amen	ded.			
(TSR)	to 457	Bit	Bit Name	R/W	Description	
• TSR_5 457	457	2	CMFU5	R/(W)*1	[Setting conditions]	
					• When TCNTU_5 value is transferred to TGRU_5 and TGRU_5 is functioning as a register for measuring the pulse width of the external input signal. The transfer timing is specified by the IOC bits in timer I/O control registers U_5, V_5, and W_5 (TIORU_5, TIORV_5, and TIORW_5).*2	
		1	CMFV5	R/(W)*1	[Setting conditions]	
					When TCNTV_5 value is transferred to TGRV_5 and TGRV_5 is functioning as a register for measuring the pulse width of the external input signal. The transfer timing is specified by the IOC bits in timer I/O control registers U_5, V_5, and W_5 (TIORU_5, TIORV_5, and TIORW_5).*2	
		0	CMFW5	R/(W)*1	[Setting conditions]	
					<ul> <li>When TCNTW_5 value is transferred to TGRW_5 and TGRW_5 is functioning as a register for measuring the pulse width of the external input signal.*2</li> </ul>	
		Notes:		•	bit after reading it as 1 clears the	
			<ol><li>Timir timer</li></ol>	ng for trans	only allowed way.  sfer is set by the IOC bit in the older register U_5/V_5/W_5  /W_5).	
10.4.10 MTU2-MTU2S	578	Amen	ded and a	dded.		
Synchronous Operation		Figure	es 10.84 (1	1) to (4) s	how examples of synchronous	
(b) Examples of Synchronous Counter Start Operation		counter start operation when the clock frequency between the MTU2 and MTU2S are 1:1, 1:2, 1:3, 1:4, respectively. In these examples, the count closet to P\psi/1.				

Item	Page	Revision	Revision (See Manual for Details)					
Figure 10.84 (3) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:3)	579	Added.	Added.					
Figure 10.84 (4) Example of Synchronous Counter Start Operation (MTU2-to-MTU2S Clock Frequency Ratio = 1:4)	580	Added.						
Table 11.1 MTU2S Functions	654	Amended.						
		Item		Ch	annel 3			
		I/O pins		TIC	DC3AS DC3BS DC3CS DC3DS			
Table 11.2 Pin Configuration	657	Added.						
		Channel	Symbol	I/O	Function			
		3	TIOC3AS	I/O	TGRA_3S input capture input/output compare output/PWM output pin			
			TIOC3BS	I/O	TGRB_3S input capture input/output compare output/PWM output pin			
			TIOC3CS	I/O	TGRC_3S input capture input/output compare output/PWM output pin			
			TIOC3DS	I/O	TGRD_3S input capture input/output compare output/PWM output pin			
		Note: For the pin configuration in complementary PWM resee table 10.54 in section 10.4.8, Complementary PWM Mode.						

Item	Page	Revis	ion (See Man	ual for Details)		
12.3.7 Port Output Enable Control		Amen	ded.			
Register 1 (POECR1)	682	Bit	Bit Name	Description		
		3	MTU2PE3ZE	MTU2 PE3 High-Impedance Enable		
				Specifies whether to place the PE3/TIOC0D pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.		
		2	MTU2PE2ZE	MTU2 PE2 High-Impedance Enable		
				Specifies whether to place the PE2/TIOC0C pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.		
		1	MTU2PE1ZE	MTU2 PE1 High-Impedance Enable		
				Specifies whether to place the PE1/TIOC0B pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.		
		0	MTU2PE0ZE	MTU2 PE0 High-Impedance Enable		
				Specifies whether to place the PE0/TIOC0A pin for channel 0 in the MTU2 in high-impedance state when either POE8F or MTU2CH0HIZ bit is set to 1.		
13.5.4 Compare Match Between CMCNT and CMCOR	704	Added.				
15.3.8 Bit Rate Register (SCBRR)	748	Amended and added.				
		Table 15.6 indicates the maximum bit rates in asynchronous mode when the baud rate generator is used. Table 15.7 lists the maximum bit rates in asynchronous mode when the external clock input is used. Table 15.8 lists the maximum bit rates in clocked synchronous mode when the external clock input is used (when $t_{sov} = 12t_{pov}^*$ ).				
		Note:		hat the electrical characteristics of that of a connected LSI are		

Table 15.8 Maximum Bit Rates
with External Clock Input
(Clocked Synchronous Mode, t <sub>scvc</sub>
= 12t <sub>pouc</sub> )

749 Amended.

Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
5	0.4166	416666.6
8	0.6666	666666.6
16	1.3333	1333333.3
24	2.0000	2000000.0
28.7	2.3916	2391666.6
30	2.5000	2500000.0
33	2.7500	2750000.0

Table 16.2 Register Configuration 788

Amended.

Bit

Register Name	Initial Value
l <sup>2</sup> C bus transmit data register	H'FF

16.3.5 I<sup>2</sup>C Bus Status Register (ICSR)

799

Amended and added.

Bit Name Description

		<u> </u>
		Stop Condition Detection Flag
		[Clearing condition]
		<ul> <li>When 0 is written in STOP after reading STOP = 1</li> </ul>
		[Setting conditions]
	<ul> <li>In master mode, when a stop condition is detected after frame transfer</li> </ul>	
	<ul> <li>In slave mode, when the slave address in the first byte after the general call and detecting start condition matches the address set in SAR, and then the stop condition is detected</li> </ul>	

16.3.8 I<sup>2</sup>C Bus Receive Data Register (ICDRR)

802

Amended.

 $R\!/\!W\to R$ 

Item	Page	Revision	(See Manu	ual for Details)	
16.4.2 Master Transmit Operation	805	Amended.			
			e ICE bit in I R1. (Initial s	ICCR1 to 1. Also, set bits CKS[3:0 setting)	
17.4.7 External Trigger Input	847	Added.			
Timing			ne pin high	g the ADTRG pin, keep the initial and do not drive it low until the	
19.2.4 Port B Control Registers 1	885	Amended	d.		
to 3 (PBCR1 to PBCR3)		Bit	Bit Name	Description	
		6 to 4	PB9MD[2:0]	PB9 Mode	
				Select the function of the PB9/IRQ7/A21/ADTRG/POE8 pin.	
				000: PB9 I/O (port)	
Table 19.15 Switching Functions	935	Amended	d.		
of Port F				Pin Function	
		A/D converte	D/A er convert	PF6/AN6/DA0 PF0/AN0 to and er PF5/AN5 PF7/AN7/DA1	
		Stop	Stop	PF0 to PF5 PF6 and PF7	
		Stop	Operatio	on PF0 to PF5 DA0 and DA1	
		Operatio	n Stop	AN0 to AN5 AN6 and AN7	
		<del>Operatio</del>	<del>n</del> ≛ <del>Operatic</del>	ANO to AN5 AN6/DA0 and AN7/DA1	
			not use A/D c e time.	converter and D/A converter at the	

#### 23.5 Usage Notes

996 Amended and added.

- 2. H-UDI commands are not accepted. In software standby mode and H-UDI module standby state, since operation of the LSI is suspended. all of the functions in the H-UDI cannot be used. To retain the TAP status before and after software standby mode, keep TCK high before entering seftware standby mode.
- 3. Regardless of whether the H-UDI is used, make sure to keep the  $\overline{TRST}$  pin low at power-on to initialize the H-UDI.
- 4. Make sure to put 20 t<sub>cyc</sub> or more between the signal change timing of the  $\overline{RES}$  and  $\overline{TRST}$  pins.
- 5. When starting the TAP controller after the negation of the TRST pin, make sure to allow 200 ns or more after the negation.


#### 24.3 Register States in Each **Operating Mode**

Amended. 1057

> **Module Name** Module Standby H-UDI\*3 Retained

#### Figure 25.5 Power-On Oscillation **Settling Time**


1069 Amended.



Note: Oscillation settling time when the internal oscillator is used

### Figure 25.6 Oscillation Settling Time on Return from Standby (Return by Reset)


#### 1069 Amended.



Note: Oscillation settling time when the internal oscillator is used.



Figure 25.7 Oscillation Settling Time on Return from Standby (Return by NMI or IRQ) 1069 Amended.



Note: Oscillation settling time when the internal oscillator is used.

Table 25.7 Control Signal Timing 1070 Amended.

 $B\phi = 66.67 MHz$ 

				-	
Item	Symbol	Min.	Max.	Unit	Figure
RES pulse width	t <sub>RESW</sub>	20*1	_	t <sub>cyc</sub>	Figure
MRES pulse width	t <sub>MRESW</sub>	20*2	_	t <sub>cyc</sub>	25.8
NMI pulse width	t <sub>NMIW</sub>	20*3	_	t <sub>cyc</sub>	Figure
IRQ pulse width	t <sub>IRQW</sub>	20*3	_	t <sub>cyc</sub>	25.9
PINT pulse width	t <sub>PINTW</sub>	20	_	t <sub>cyc</sub>	
IRQOUT/REFOUT output delay time	t <sub>IRQOD</sub>	_	100	ns	Figure 25.10
BACK delay time	t <sub>BACKD</sub>	_	1/2t <sub>cyc</sub> + 13	ns	Figure 25.11

Notes: 1. In standby mode or when the clock multiplication ratio is changed,  $t_{\text{RESW}} = t_{\text{OSC2}}$  (10 ms).

2. In standby mode,  $t_{MRESW} = t_{OSC2}$  (10 ms).

3. In standby mode,  $t_{NMIW}/t_{IROW} = t_{OSC2}$  (10 ms).

Figure 25.8 Reset Input Timing

1071 Amended.





Figure 25.9 Interrupt Signal Input Timing

#### 1071 Amended.



#### Page Revision (See Manual for Details) Item

Figure 25.10 Interrupt Signal **Output Timing** 

1071 Order switched.

Amended.

Figure 25.11 Bus Release Timing

Figure 25.23 Synchronous DRAM 1087

Burst Read Bus Cycle (Four Read Cycles)

(Auto Precharge, CAS Latency 2, WTRCD = 0 Cycle, WTRP = 1

Cycle)




Table A.1 Pin States

1124 Amended.

		Reset State			
		Power-On* <sup>7</sup>			
	Pin	Area 0 Data Bus Width			
Туре	Name	8 Bits	16 Bits	32 Bits	
Emulator	TDO		O/Z* <sup>4</sup>		

## Index

Numerics	В	
16-bit/32-bit displacement	39 Bank active30	04
	Banked register and input/output of	
	banks15	50
A	Bit manipulation instructions	66
A/D conversion time	Bit synchronous circuit82	24
(multi mode and scan mode) 84	47 Block diagram	. 7
A/D conversion time (single mode) 84	D 1:	63
A/D conversion timing 84	To 1 1	82
A/D converter (ADC) 82	D 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	73
A/D converter activation	D 1 ' ' C 1 1 1 11	72
A/D converter characteristics	T) 1	00
A/D converter start request delaying	Burst MPX-I/O interface33	38
function 5	73 Burst read	96
A/D trigger input timing 11	$\mathbf{p}_{-}$	
Absolute address	• • •	24
Absolute address accessing	D (DOM(1 1 1 1 )	
Absolute maximum ratings	: 6	43
AC characteristics 100		01
AC characteristics measurement	Bus arbitration35	51
conditions	Bus state controller (BSC)	99
Access size and data alignment	D .: :	
Access wait control		
Address array 180, 19		
Address array read 19		
Address errors		
Address map	-	79
Address multiplexing		, ,
Address-array write	table addresses	92
(associative operation)		-
Address-array write	(WDT)7	14
(non-associative operation)		
Addressing modes		
Analog input pin ratings		
Arithmetic operation instructions		
Auto-refreshing		
Auto-request mode		
• • • • • • · · · · · · · · · ·		

Clock operating modes	Definitions of A/D conversion
Clock pulse generator (CPG)69	accuracy849
Clock timing 1067	Delayed branch instructions37
Clocked synchronous serial format 814	Direct memory access controller
CMCNT count timing	(DMAC)357
Coherency of cache and external	Displacement accessing39
memory	Divider 171
Compare match timer (CMT)693	Divider 271
Complementary PWM mode 528	DMA transfer flowchart
Conditions for determining number of	DMAC activation590
idle cycles	DMAC module timing 1108
Conflict between byte-write and	DREQ pin sampling timing403
count-up processes of CMCNT 704	Dual address mode395
Conflict between word-write and	
count-up processes of CMCNT 703	
Conflict between write and	E
compare-match processes of CMCNT 702	Effective address calculation
Control signal timing 1070	Electrical characteristics
CPU	Endian
Crystal oscillator71	Equation for getting SCBRR value 743
CSn assert period expansion	Exception handling87
Cycle steal mode	Exception handling state
	Exception handling vector table91
	Exception source generation
D	immediately after delayed branch
D/A converter (DAC) 855	instruction
D/A converter characteristics 1120	Exceptions triggered by instructions 103
D/A output hold function in software	External pulse width measurement 583
standby mode	External request mode
Data array	External trigger input timing847
Data array read	
Data array write	
Data format in registers	F
Data formats in memory	Fixed mode
Data transfer instructions	Full-scale error 849
Data transfer with interrupt request	
signals154	
DC characteristics 1061	$\mathbf{G}$
Dead time compensation 584	General illegal instructions 104
Deep power-down mode	General registers

Global base register (GBR)31	${f L}$
	Load-store architecture36
	Logic operation instructions61
Н	Low-frequency mode
High-performance user debugging	Low-power SDRAM321
interface (H-UDI)989	LRU181
H-UDI commands	
H-UDI interrupt	
H-UDI related pin timing1116	
H-UDI reset	
	Master receive operation807
	Master transmit operation805
I	Memory-mapped cache194
I/O port timing1115	
I/O ports	
I <sup>2</sup> C bus format 804	
I <sup>2</sup> C bus interface 3 (IIC3)	2 5000 1000
IIC3 module timing	
Immediate data	
Immediate data accessing	
Immediate data format	
Initial values of control registers 33	
Initial values of general registers	
Initial values of system registers 33	
Instruction features36	
Instruction format45	Multi-function timer pulse unit 2S
Instruction set	(MTU2S)653
Integer division instructions 105	Multiplexed pins (port A)863
Interrupt controller (INTC)111	Multiplexed pins (port B)864
Interrupt exception handling 102	
Interrupt exception handling vectors	Multiplexed pins (port D)865
and priorities131	Multiplexed pins (port E)866
Interrupt priority level101	Multiplexed pins (port F) 867
Interrupt response time	Multiply and accumulate register high
IRQ interrupts128	
	Multiply and accumulate register low
	(MACL)32
${f J}$	Multiply/Multiply-and-accumulate
Jump table base register (TBR) 31	operations37

N	Power-on reset94
NMI interrupt	Power-on sequence
Noise filter 8	Prefetch operation
Nonlinearity error 84	(only for operand cache)190
Normal space interface	Procedure register (PR)
Note on bypass capacitor	Processing of analog input pins
Note on using a PLL oscillation circuit 8	86 Product code
Note on using an external crystal	Program counter (PC)32
resonator	Program execution state
	PWM Modes
0	
Offset error82	49 <b>Q</b>
On-chip peripheral module interrupts 12	29 Quantization error
On-chip peripheral module request 38	89
On-chip RAM90	67
Operation in asynchronous mode 76	
Operation in clocked synchronous	Receive data sampling timing and
mode 7'	
Output load circuit	- , ,
	(by functional module, in order of the
	corresponding section numbers)
P	Register bank error exception
Package 112	
Package dimensions	
Page conflict	Register bank exception
PCMCIA interface 33	
Permissible signal source impedance 85	52 Register bits
Pin arrangement	. 8 Register states in each operating
Pin function controller (PFC) 86	63 mode
Pin states of this LSI	21 Registers
PINT interrupts	28 ACKEYR
PLL circuit 1	71 ACSWR
PLL circuit 2	71 ADCR836
POE2 interrupt source	91 ADCSR832
POE2 module timing	11 ADDRA to ADDRH831
Port output enable 2 (POE2)66	61 BAMR162
Power-down mode	17 BAR161
Power-down modes	69 BBR165
Power-down state	68 BDMR164

667 672
677
928
115
120
82
803
671
676
874
872
871
882
880
878
876
940
941
870
870
943
944
887
886
884
946
884
948
889
950
889
951
905
901
897
893
914
910

PDDRH	954	SCSPTR	754
PDDRL	955	SCTSR	727
PDIORH	891	SDBPR	991
PDIORL	892	SDCR	254
PDPRH	956	SDIR	991
PDPRL	957	SPOER	679
PECRH1	919	STBCR	972
PECRL1	926	STBCR2	973
PECRL2	924	STBCR3	974
PECRL3	922	STBCR4	976
PECRL4	920	SYSCR1	978
PEDRH	959	SYSCR2	980
PEDRL	960	TADCOBRA_4	465
PEIORH	918	TADCOBRB_4	465
PEIORL	918	TADCORA_4	465
PEPRH	961	TADCORB_4	465
PEPRL	962	TADCR	462
PFDR	964	TBTER	490
PINTER	122	TBTM	458
PIRR	123	TCBR	487
POECR1	681	TCDR	486
POECR2	682	TCNT	466
RDAR	377	TCNTCMPCLR	444
RDMATCR	378	TCNTS	485
RSAR	376	TCR	418
RTCNT	260	TCSYSTR	471
RTCOR	261	TDDR	486
RTCSR	258	TDER	492
SAR (DMAC)	365	TGCR	483
SAR (IIC3)	801	TGR	466
SCBRR	743	TICCR	459
SCFCR	750	TIER	445
SCFDR	753	TIOR	425
SCFRDR	726	TITCNT	489
SCFSR	735	TITCR	487
SCFTDR	727	TMDR	422
SCLSR	756	TOCR1	476
SCRSR	726	TOCR2	479
SCSCR	731	TOER	475
SCSMR	728	TOI BR	482

TRWER 474	SDRAM interface	280
TSR450	Searching cache	
TSTR467	Self-refreshing	
TSYCR460	Sending a break signal78	
TSYR469	Serial communication interface with	
TWCR493	FIFO (SCIF)	721
WRCSR711	Setting analog input voltage850,	861
WTCNT708	Shift instructions	62
WTCSR709	Sign extension of word data	36
Relationship between access size and	Simultaneous sampling operation	845
number of bursts	Single address mode	397
Relationship between clock operating	Single mode837	
mode and frequency range75	Single read	300
Relationship between refresh requests	Single write	
and bus cycles	Slave receive operation	
Relationships between register settings	Slave transmit operation809	
and pin functions (port A)930	Sleep mode982	
Relationships between register settings	Slot illegal instructions 104	
and pin functions (port B)931	Software standby mode	982
Relationships between register settings	SRAM interface with byte selection	326
and pin functions (port C)932	Stack after interrupt exception	
Relationships between register settings	handling	142
and pin functions (port D)932	Stack status after exception handling	
Relationships between register settings	ends	107
and pin functions (port E)934	Standby control circuit	
Reset state	Status register (SR)	
Reset-synchronized PWM mode 525	Supported DMA transfers	
Restoration from bank 151	System control instructions	
Restoration from stack		
Restriction on DMAC usage		
RISC-type instruction set	T	
Round-robin mode391	_ T bit	37
	TAP controller	
	TDO output timing	
S	Timing to clear an interrupt source	
Saving to bank	Transfer rate	
Saving to stack 152	Trap instructions	
Scan mode	Types of exception handling and	- •
SCIF interrupt sources	priority order	87
SCIF module timing		-
5		

U	V	
UBC trigger timing	Vector base register (VBR)	
Unconditional branch instructions with		
no delay slot37		
User break controller (UBC) 157	$\mathbf{W}$	
User break interrupt	Wait between access cycles	
Using interval timer mode	Watchdog timer (WDT)705	
Using watchdog timer mode716	Watchdog timer timing 1111	
	Write-back buffer	
	(only for operand cache)	

### Renesas 32-Bit RISC Microcomputer Hardware Manual SH7206 Group

Publication Date: Rev.1.00, Mar. 18, 2005

Rev.2.00, Dec. 09, 2005

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

<sup>© 2005.</sup> Renesas Technology Corp., All rights reserved. Printed in Japan.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

Colo		
t ann	raracara	חו



# SH7206 Group Hardware Manual





Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan