## 32-bit RISC Microcontroller

## CMOS

## FR30 MB91101 Series

## MB91101/MB91101A

## ■ DESCRIPTION

The MB91101 and MB91101A are a standard single-chip microcontroller constructed around the 32-bit RISC CPU (FR* family) core with abundant I/O resources and bus control functions optimized for high-performance/ high-speed CPU processing for embedded controller applications. To support the vast memory space accessed by the 32-bit CPU, the MB91101 and MB91101A normally operate in the external bus access mode and executes instructions on the internal 1 Kbyte cache memory and 2 Kbytes RAM for enhanced performance.
The MB91101 and MB91101A are optimized for applications requiring high-performance CPU processing such as navigation systems, high-performance FAXs and printer controllers.
*: FR Family stands for FUJITSU RISC controller.

## ■ FEATURES

## FR CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- Operating clock frequency: Internal $50 \mathrm{MHz} /$ external 25 MHz (PLL used at source oscillation 12.5 MHz )
- General purpose registers: 32 bits $\times 16$
- 16-bit fixed length instructions (basic instructions), 1 instruction/1 cycle
- Memory to memory transfer, bit processing, barrel shifter processing: Optimized for embedded applications
- Function entrance/exit instructions, multiple load/store instructions of register contents, instruction systems supporting high level languages
(Continued)
■ PACKAGES

| 100-pin Plastic LQFP |
| :---: | :---: |
| (FPT-100P-M05) |
| (FPT-100P-M06) |

## MB91101/MB91101A

- Register interlock functions, efficient assembly language coding
- Branch instructions with delay slots: Reduced overhead time in branch executions
- Internal multiplier/supported at instruction level

Signed 32-bit multiplication: 5 cycles
Signed 16-bit multiplication: 3 cycles

- Interrupt (push PC and PS): 6 cycles, 16 priority levels


## External bus interface

- Clock doubler: Internal 50 MHz , external bus 25 MHz operation
- 25-bit address bus (32 Mbytes memory space)
- 8/16-bit data bus
- Basic external bus cycle: 2 clock cycles
- Chip select outputs for setting down to a minimum memory block size of 64 Kbytes: 6
- Interface supported for various memory technologies

DRAM interface (area 4 and 5)

- Automatic wait cycle insertion: Flexible setting, from 0 to 7 for each area
- Unused data/address pins can be configured as input/output ports.
- Little endian mode supported (Select 1 area from area 1 to 5 )


## DRAM interface

- 2 banks independent control (area 4 and 5)
- Normal mode (double CAS DRAM)/high-speed page mode (single CAS DRAM)/Hyper DRAM
- Basic bus cycle: Normally 5 cycles, 2-cycle access possible in high-speed page mode
- Programmable waveform: Automatic 1-cycle wait insertion to RAS and CAS cycles
- DRAM refresh

CBR refresh (interval time configurable by 6 -bit timer)
Self-refresh mode

- Supports 8/9/10/12-bit column address width
- 2CAS/1WE, 2WE/1CAS selective


## Cache memory

- 1-Kbyte instruction cache memory
- 32 block/way, 4 entry(4 word)/block
- 2 way set associative
- Lock function: For specific program code to be resident in cashe memory


## DMA controller (DMAC)

- 8 channels
- Transfer incident/external pins/internal resource interrupt requests
- Transfer sequence: Step transfer/block transfer/burst transfer/continuous transfer
- Transfer data length: 8 bits/16 bits/32 bits selective
- $\mathrm{NMI} /$ interrupt request enables temporary stop operation.


## UART

- 3 independent channels
- Full-duplex double buffer
- Data length: 7 bits to 9 bits (non-parity), 6 bits to 8 bits (parity)
- Asynchronous (start-stop system), CLK-synchronized communication selective
- Multi-processor mode
- Internal 16-bit timer (U-TIMER) operating as a proprietary baud rate generator: Generates any given baud rate
- External clock can be used as a transfer clock.
- Error detection: Parity, frame, overrun


## (Continued)

## 10-bit A/D converter (successive approximation conversion type)

- 10-bit resolution, 4 channels
- Successive approximation type: Conversion time of $5.6 \mu \mathrm{~s}$ at 25 MHz
- Internal sample and hold circuit
- Conversion mode: Single conversion/scanning conversion/repeated conversion/stop conversion selective
- Start: Software/external trigger/internal timer selective


## 16-bit reload timer

- 3 channels
- Internal clock: 2 clock cycle resolution, divide by 2/8/32 selective


## Other interval timers

- 16-bit timer: 3 channels (U-TIMER)
- PWM timer: 4 channels
- Watchdog timer: 1 channel


## Bit search module

First bit transition " 1 " or " 0 " from MSB can be detected in 1 cycle.

## Interrupt controller

- External interrupt input: Non-maskable interrupt ( $\overline{\mathrm{NMI}}$ ), normal interrupt $\times 4$ (INTO to INT3)
- Internal interrupt incident:UART, DMA controller (DMAC), A/D converter, U-TIMER and delayed interrupt module
- Priority levels of interrupts are programmable except for non-maskable interrupt (in 16 steps).


## Others

- Reset cause: Power-on reset/hardware standby/watchdog timer/software reset/external reset
- Low-power consumption mode: Sleep mode/stop mode
- Clock control

Gear function: Operating clocks for CPU and peripherals are independently selective.
Gear clock can be selected from $1 / 1,1 / 2,1 / 4$ and $1 / 8$ (or $1 / 2,1 / 4,1 / 8$ and $1 / 16$ ).
However, operating frequency for peripherals is less than 25 MHz .

- Packages: LQFP-100 and QFP-100
- CMOS technology ( $0.35 \mu \mathrm{~m}$ )
- Power supply voltage

5 V : CPU power supply $5.0 \mathrm{~V} \pm 10 \%$ (internal regulator)
A/D power supply 2.7 V to 3.6 V
3 V : CPU power supply 2.7 V to 3.6 V (without internal regulator)
A/D power supply 2.7 V to 3.6 V

## MB91101/MB91101A

## PIN ASSIGNMENT


(Continued)

## MB91101/MB91101A

(Continued)

(FPT-100P-M06)

## MB91101/MB91101A

## PIN DESCRIPTION

| Pin no. |  | Pin name | Circuit type | Description |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 |  |  |  |  |  |
| 25 to 32 | 28 to 35 | D16 to D23 | C | Bit 16 to bit 23 of external data bus |  |  |
|  |  | P20 to P27 |  | Can be configured as I/O ports when external data bus width is set to 8 -bit. |  |  |
| $\begin{array}{\|c\|} \hline 33 \text { to } 39, \\ 41 \end{array}$ | $\begin{gathered} 36 \text { to } 42, \\ 44 \end{gathered}$ | $\begin{gathered} \text { D24 to D30, } \\ \text { D31 } \end{gathered}$ | C | Bit 24 to bit 31 of external data bus |  |  |
| $\begin{gathered} 42, \\ 44 \text { to } 58 \end{gathered}$ | $\begin{gathered} 45, \\ 47 \text { to } 61 \end{gathered}$ | $\begin{gathered} \text { A00, } \\ \text { A01 to A15 } \end{gathered}$ | F | Bit 00 to bit 15 of external address bus |  |  |
| 59 to 64,66,67 | 62 to 67 , 69 , 70 | $\begin{aligned} & \text { A16 to A21, } \\ & \text { A22, } \\ & \text { A23 } \end{aligned}$ | F | Bit 16 to bit 23 of external address bus |  |  |
|  |  | $\begin{aligned} & \text { P60 to P65, } \\ & \text { P66, } \\ & \text { P67 } \end{aligned}$ |  | Can be configured as I/O ports when not used as address bus. |  |  |
| 68 | 71 | A24 | L | Bit 24 of external address bus |  |  |
|  |  | EOP0 |  | Can be configured as DMAC EOP output (ch. 0) when DMAC EOP output is enabled. |  |  |
| 19 | 22 | RDY | C | External ready input Inputs " 0 " when bus cycle is being executed and not completed. |  |  |
|  |  | P80 |  | Can be configured as a port when RDY is not used. |  |  |
| 20 | 23 | BGRNT | F | External bus release acknowledge output Outputs "L" level when external bus is released. |  |  |
|  |  | P81 |  | Can be configured as a port when $\overline{\text { BGRNT }}$ is not used. |  |  |
| 21 | 24 | BRQ | C | External bus release request input Inputs " 1 " when release of external bus is required. |  |  |
|  |  | P82 |  | Can be configured as a port when BRQ is not used. |  |  |
| 22 | 25 | $\overline{\mathrm{RD}}$ | L | Read strobe out | pin for external bus |  |
| 23 | 26 | $\overline{\text { WRO }}$ | L | Write strobe output pin for external bus Relation between control signals and effective byte locations is as follows: |  |  |
|  |  |  |  |  | 16-bit bus width | 8-bit bus width |
|  |  |  |  | D15 to D08 | WRO | WRO |
| 24 | 27 |  | F | D07 to D00 | WR1 | (1/O port enabled) |
|  |  | $\overline{\text { WR1 }}$ |  | WR1 is High-Z during resetting. Attach an external pull-up resister when using at 16-bit bus width. |  |  |
|  |  | P85 |  | Can be configured as a port when $\overline{\mathrm{WR} 1}$ is not used. |  |  |

*1:FPT-100P-M05
*2: FPT-100P-M06
(Continued)

## MB91101/MB91101A

| Pin no. |  | Pin name | Circuit type | Description |
| :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 |  |  |  |
| 11 | 14 | CS0 | L | Chip select 0 output ("L" active) |
| 10 | 13 | $\overline{\text { CS1 }}$ | F | Chip select 1 output ("L" active) |
|  |  | PA1 |  | Can be configured as a port when $\overline{\mathrm{CS} 1}$ is not used. |
| 9 | 12 | $\overline{\mathrm{CS} 2}$ | F | Chip select 2 output ("L" active) |
|  |  | PA2 |  | Can be configured as a port when $\overline{\mathrm{CS} 2}$ is not used. |
| 8 | 11 | $\overline{\text { CS3 }}$ | F | Chip select 3 output ("L" active) |
|  |  | PA3 |  | Can be configured as a port when $\overline{\mathrm{CS3}}$ and EOP1 are not used. |
|  |  | EOP1 |  | EOP output pin for DMAC (ch. 1) This function is available when EOP output for DMAC is enabled. |
| 7 | 10 | CS4 | F | Chip select 4 output ("L" active) |
|  |  | PA4 |  | Can be configured as a port when $\overline{\mathrm{CS} 4}$ is not used. |
| 6 | 9 | CS5 | F | Chip select 5 output ("L" active) |
|  |  | PA5 |  | Can be configured as a port when $\overline{\mathrm{CS5}}$ is not used. |
| 5 | 8 | CLK | F | System clock output Outputs clock signal of external bus operating frequency. |
|  |  | PA6 |  | Can be configured as a port when CLK is not used. |
| 96 | 99 | RASO | F | RAS output for DRAM bank 0 Refer to the DRAM interface for details. |
|  |  | PB0 |  | Can be configured as a port when RAS0 is not used. |
| 97 | 100 | CSOL | F | CASL output for DRAM bank 0 Refer to the DRAM interface for details. |
|  |  | PB1 |  | Can be configured as a port when CSOL is not used. |
| 98 | 1 | CSOH | F | CASH output for DRAM bank 0 Refer to the DRAM interface for details. |
|  |  | PB2 |  | Can be configured as a port when CSOH is not used. |
| 99 | 2 | DW0 | F | $\overline{\text { WE }}$ output for DRAM bank 0 ("L" active) Refer to the DRAM interface for details. |
|  |  | PB3 |  | Can be configured as a port when $\overline{\text { DW0 }}$ is not used. |
| 100 | 3 | RAS1 | F | RAS output for DRAM bank 1 Refer to the DRAM interface for details. |
|  |  | PB4 |  | Can be configured as a port when RAS1 and EOP2 are not used. |
|  |  | EOP2 |  | DMAC EOP output (ch. 2) <br> This function is available when DMAC EOP output is enabled. |

[^0](Continued)

## MB91101/MB91101A

| Pin no. |  | Pin name | Circuit type | Description |
| :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 |  |  |  |
| 1 | 4 | CS1L | F | CASL output for DRAM bank 1 <br> Refer to the DRAM interface for details. |
|  |  | PB5 |  | Can be configured as a port when CS1L and DREQ2 are not used. |
|  |  | DREQ2 |  | External transfer request input pin for DMA This pin is used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally. |
| 2 | 5 | CS1H | F | CASH output for DRAM bank 1 <br> Refer to the DRAM interface for details. |
|  |  | PB6 |  | Can be configured as a port when CS1H and DACK2 are not used. |
|  |  | DACK2 |  | External transfer request acknowledge output pin for DMAC (ch. 2) This function is available when transfer request output for DMAC is enabled. |
| 3 | 6 | DW1 | F | WE output for DRAM bank 1 ("L" active) Refer to the DRAM interface for details. |
|  |  | PB7 |  | Can be configured as a port when DW1 is not used. |
| 16 to 18 | 19 to 21 | MDO to MD2 | G | Mode pins 0 to 2 <br> MCU basic operation mode is set by these pins. <br> Directly connect these pins with Vcc or Vss for use. |
| 92 | 95 | X0 | A | Clock (oscillator) input |
| 91 | 94 | X1 | A | Clock (oscillator) output |
| 14 | 17 | $\overline{\text { RST }}$ | B | External reset input |
| 13 | 16 | HST | H | Hardware standby input ("L" active) |
| 12 | 15 | $\overline{\mathrm{NMI}}$ | H | NMI (non-maskable interrupt pin) input ("L" active) |
| $\begin{aligned} & 95, \\ & 94 \end{aligned}$ | $\begin{aligned} & 98, \\ & 97 \end{aligned}$ | INTO, INT1 | F | External interrupt request input pins These pins are used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from these pins unless such output is made intentionally. |
|  |  | $\begin{aligned} & \text { PE0, } \\ & \text { PE1 } \end{aligned}$ |  | Can be configured as I/O ports when INT0, INT1 are not used. |
| 89 | 92 | INT2 | F | External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally. |
|  |  | SC1 |  | Clock I/O pin for UART1 <br> Clock output is available when clock output of UART1 is enabled. |
|  |  | PE2 |  | Can be configured as the I/O port when INT2 and SC1 are not used. This function is available when UART1 clock output is disabled. |

[^1](Continued)

## MB91101/MB91101A

| Pin no. |  | Pin name | Circuit type | Description |
| :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 |  |  |  |
| 88 | 91 | INT3 | F | External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally. |
|  |  | SC2 |  | UART2 clock I/O pin Clock output is available when UART2 clock output is enabled. |
|  |  | PE3 |  | Can be configured as the I/O port when INT3 and SC2 are not used. This function is available when UART2 clock output is disabled. |
| $\begin{aligned} & 87, \\ & 86 \end{aligned}$ | $\begin{aligned} & 90, \\ & 89 \end{aligned}$ | DREQ0, DREQ1 | F | External transfer request input pins for DMA These pins are used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from these pins unless such output is made intentionally. |
|  |  | $\begin{aligned} & \text { PE4, } \\ & \text { PE5 } \end{aligned}$ |  | Can be configured as I/O ports when DREQ0, DREQ1 are not used. |
| 85 | 88 | DACK0 | F | External transfer request acknowledge output pin for DMAC (ch. 0) This function is available when transfer request output for DMAC is enabled. |
|  |  | PE6 |  | Can be configured as the I/O port when DACKO is not used. This function is available when transfer request acknowledge output for DMAC or DACK0 output is disabled. |
| 84 | 87 | DACK1 | F | External transfer request acknowledge output pin for DMAC (ch. 1) This function is available when transfer request output for DMAC is enabled. |
|  |  | PE7 |  | Can be configured as the I/O port when DACK1 is not used. This function is available when transfer request output for DMAC or DACK1 output is disabled. |
| 76 | 79 | SIO | F | UART0 data input pin <br> This pin is used for input during UARTO is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally. |
|  |  | TRG0 |  | PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally. |
|  |  | PF0 |  | Can be configured as the I/O port when SIO and TRG0 are not used. |

*1:FPT-100P-M05
*2: FPT-100P-M06

## MB91101/MB91101A

| Pin no. |  | Pin name | $\begin{aligned} & \text { Circuit } \\ & \text { type } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 |  |  |  |
| 77 | 80 | SOO | F | UARTO data output pin This function is available when UART0 data output is enabled. |
|  |  | TRG1 |  | PWM timer external trigger input pin This function is available when serial data output of PF1, UART0 are disabled. |
|  |  | PF1 |  | Can be configured as the I/O port when SO0 and TRG1 are not used. <br> This function is available when serial data output of UARTO is disabled. |
| 78 | 81 | SC0 | F | UARTO clock I/O pin Clock output is available when UARTO clock output is enabled. |
|  |  | OCPA3 |  | PWM timer output pin This function is available when PWM timer output is enabled. |
|  |  | PF2 |  | Can be configured as the I/O port when SC0 and OCPA3 are not used. <br> This function is available when UARTO clock output is disabled. |
| 79 | 82 | SI1 | F | UART1 data input pin <br> This pin is used for input during UART1 is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally. |
|  |  | TRG2 |  | PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally. |
|  |  | PF3 |  | Can be configured as the I/O port when SI1 and TRG2 are not used. |
| 80 | 83 | SO1 | F | UART1 data output pin <br> This function is available when UART1 data output is enabled. |
|  |  | TRG3 |  | PWM timer external trigger input pin This function is available when PF4, UART1 data outputs are disabled. |
|  |  | PF4 |  | Can be configured as the I/O port when SO1 and TRG3 are not used. <br> This function is available when UART1 data output is disabled. |
| 81 | 84 | SI2 | F | UART2 data input pin <br> This pin is used for input during UART2 is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally. |
|  |  | OCPA1 |  | PWM timer output pin This function is available when PWM timer output is enabled. |
|  |  | PF5 |  | Can be configured as the I/O port when SI2 and OCPA1 are not used. |

[^2]
## MB91101/MB91101A

(Continued)

| Pin no. |  | Pin name | Circuit type | Description |
| :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 |  |  |  |
| 82 | 85 | SO2 | F | UART2 data output pin <br> This function is available when UART2 data output is enabled. |
|  |  | OCPA2 |  | PWM timer output pin <br> This function is available when PWM timer output is enabled. |
|  |  | PF6 |  | Can be configured as the I/O port when SO2 and OCPA2 are not used. <br> This function is available when UART2 data output is disabled. |
| 83 | 86 | OCPAO | F | PWM timer output pin <br> This function is available when PWM timer output is enabled. |
|  |  | PF7 |  | Can be configured as the I/O port when OCPAO and $\overline{\text { ATG }}$ are not used. <br> This function is available when PWM timer output is disabled. |
|  |  | $\overline{\text { ATG }}$ |  | External trigger input pin for A/D converter This pin is used for input when external trigger is selected to cause A/D converter operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally. |
| 72 to 75 | 75 to 78 | AN0 to AN3 | D | Analog input pins of A/D converter |
| 69 | 72 | AV cc | - | Power supply pin (Vcc) for A/D converter |
| 70 | 73 | AVRH | - | Reference voltage input (high) for A/D converter Make sure to turn on and off this pin with potential of AVRH or more applied to AV cc. |
| 71 | 74 | AVss / AVRL | - | Power supply pin (Vss) for A/D converter and reference voltage input pin (low) |
| $\begin{aligned} & 43, \\ & 93 \end{aligned}$ | $\begin{aligned} & 46, \\ & 96 \end{aligned}$ | Vcc5 | - | 5 V power supply pin (Vcc) for digital circuit Always two pins must be connected to the power supply (connect to 3 V power supply when operating at 3 V ). |
| 4 | 7 | Vcc3 | - | Bypass capacitor pin for internal capacitor. <br> Also connect this pin to 3 V power supply when operating at 3 V . |
| $\begin{aligned} & 15, \\ & 40, \\ & 65, \\ & 90 \end{aligned}$ | $\begin{aligned} & 18, \\ & 43, \\ & 68, \\ & 93 \end{aligned}$ | Vss | - | Earth level (Vss) for digital circuit |

*1: FPT-100P-M05
*2: FPT-100P-M06
Note: In most of the above pins, I/O ports and resource I/O are multiplexed, e.g. P82 and BRQ. In case of conflict between output of I/O ports and resource I/O, priority is always given to the output of resource I/O.

## MB91101/MB91101A

DRAM CONTROL PIN

| Pin name | Data bus 16-bit mode |  | Data bus 8-bit mode | Remarks |
| :--- | :--- | :--- | :--- | :--- |
|  | 2CAS/1WR mode | 1CAS/2WR mode | - |  |
| RAS0 | Area 4 RAS | Area 4 RAS | Area 4 RAS | Area 5 RAS |
| "H": "1" |  |  |  |  |
| CASL:CAS which A0 |  |  |  |  |
| corresponds to "0" area |  |  |  |  |
| CASH:CAS which A0 |  |  |  |  |
| corresponds to "1" area |  |  |  |  |$\}$

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A | Standby control signal | - Oscillation feedback resistance $1 \mathrm{M} \Omega$ approx. <br> With standby control |
| B |  | - CMOS level Hysteresis input Without standby control With pull-up resistance |
| C |  | - CMOS level I/O With standby control |
| D |  | - Analog input |

(Continued)

## MB91101/MB91101A

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| F |  | - CMOS level output <br> - CMOS level Hysteresis input With standby control |
| G |  | - CMOS level input Without standby control |
| H |  | - CMOS level Hysteresis input Without standby control |
| L |  | - CMOS level output |

## MB91101/MB91101A

## - HANDLING DEVICES

## 1. Preventing Latchup

In CMOS ICs, applying voltage higher than Vcc or lower than Vss to input/output pin or applying voltage over rating across $\mathrm{Vcc}_{\text {co }}$ and $\mathrm{Vss}^{\text {s may cause latchup. }}$
This phenomenon rapidly increases the power supply current, which may result in thermal breakdown of the device. Make sure to prevent the voltage from exceeding the maximum rating.
Take care that the analog power supply ( $\mathrm{AVcc}, \mathrm{AVRH}$ ) and the analog input do not exceed the digital power supply ( V cc) when the analog power supply turned on or off.

## 2. Treatment of Unused Pins

Unused pins left open may cause malfunctions. Make sure to connect them to pull-up or pull-down resistors.

## 3. External Reset Input

It takes at least 5 machine cycle to input "L" level to the RST pin and to ensure inner reset operation properly.

## 4. Remarks for External Clock Operation

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode must not be used (because X1 pin stops at " H " output in stop mode).
And it can be used to supply only to X 0 pin with 5 V power supply at 12.5 MHz and less than.

## - Using an external clock



Using an external clock (normal)
Note: Stop mode (oscillation stop mode) can not be used.


## 5. Power Supply Pins

When there are several $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\text {ss }}$ pins, each of them is equipotentially connected to its counterpart inside of the device, minimizing the risk of malfunctions such as latch up. To further reduce the risk of malfunctions, to prevent EMI radiation, to prevent strobe signal malfunction resulting from creeping-up of ground level and to observe the total output current standard, connect all $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\text {ss }}$ pins to the power supply or GND.
It is preferred to connect $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\text {ss }}$ of the MB91101and MB91101A to power supply with minimal impedance possible.
It is also recommended to connect a ceramic capacitor as a bypass capacitor of about $0.1 \mu \mathrm{~F}$ between Vcc and Vss at a position as close as possible to the MB91101 and MB91101A.

## MB91101/MB91101A

The MB91101 and MB91101A have an internal regulator. When using with 5 V power supply, supply 5 V to Vcc 5 pin and make sure to connect about $0.1 \mu \mathrm{~F}$ bypass capacitor to $\mathrm{V} c \mathrm{c} 3$ pin for regulator. And another 3 V power supply is needed for the A/D convertor. When using with 3 V power supply, connect both Vcc 5 pin and Vcc 3 pin to the 3 V power supply.

## - Connecting to a power supply



## 6. Crystal Oscillator Circuit

Noises around X0 and X1 pins may cause malfunctions of the MB91101 and MB91101A. In designing the PC board, layout X0 and X1 pins, crystal oscillator (or ceramic oscillator) and bypass capacitor for grounding as close as possible.
It is strongly recommended to design PC board so that X 1 and $\mathrm{X0}$ pins are surrounded by grounding area for stable operation.

## 7. Turning-on Sequence of A/D Converter Power Supply and Analog Input

Make sure to turn on the digital power supply $\left(\mathrm{V}_{\mathrm{cc}}\right)$ before turning on the $\mathrm{A} / \mathrm{D}$ converter ( $\mathrm{AV} \mathrm{Vc}, \mathrm{AVRH}$ ) and applying voltage to analog input (ANO to AN3).
Make sure to turn off digital power supply after power supply to $A / D$ converters and analog inputs have been switched off. (There are no such limitations in turning on power supplies. Analog and digital power supplies may be turned on simultaneously.) Make sure that AVRH never exceeds AVcc when turning on/off power supplies.

## 8. Fluctuation of Power Supply Voltage

Warranty range for normal operation against fluctuation of power supply voltage $\mathrm{V}_{\mathrm{cc}}$ is as given in rating. However, sudden fluctuation of power supply voltage within the warranty range may cause malfunctions. It is recommended to make every effort to stabilize the power supply voltage to IC. It is also recommended that by controlling power supply as a reference of stabilizing, Vcc ripple fluctuation (P-P value) at the commercial frequency ( 50 Hz to 60 Hz ) should be less than $10 \%$ of the standard $\mathrm{V}_{\mathrm{cc}}$ value and the transient regulation should be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at instantaneous deviation like turning off the power supply.

## 9. Mode Setting Pins (MD0 to MD2)

Connect mode setting pins (MD0 to MD2) directly to Vcc or Vss.
Arrange each mode setting pin and $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\text {ss }}$ patterns on the printed circuit board as close as possible and make the impedance between them minimal to prevent mistaken entrance to the test mode caused by noises.

## 10. Internal DC Regulator

Internal DC regulator stops in stop mode. When the regulator stops owing to the increase of inner leakage current (ICCH) in stop mode, malfunction caused by noise or any troubles about power supply in normal operation, the internal 3 V power supply voltage may decrease less than the warranty range for normal operation. So when using the internal regulator and stop mode with 5 V power supply, never fail to support externally so that 3 V power supply voltage might not decrease. However, even in such a case, the internal regulator can be restarted
by inputting the reset procedure. (In this case, set the reset to "L" level within the oscillation stabilizing waiting time.)

- Using STOP mode with 5 V power supply



## 11. Pin Condition at Turning on the Power Supply

The pin condition at turning on the power supply is unstable. The circuit starts being initialized after turning on the power supply and then starting oscillation and then the operation of the internal regulator becomes stable. So it takes about 42 ms for the pin to be initialized from the oscillation starting at the source oscillation 12.5 MHz . Take care that the pin condition may be output condition at initial unstable condition.
(With the MB91101A, however, initalization can be achieved in less than about 42 ms after turning on the internal power supply by maintaining the $\overline{\mathrm{RST}}$ pin at "L" level.)

## 12. Source Oscillation Input at Turning on the Power Supply

At turning on the power supply, never fail to input the clock before cancellation of the oscillation stabilizing waiting.

## 13. Hardware Stand-by at Turning on the Power Supply

When turning on the power supply with the HST pin being set to "L" level, the hardware doesn't stand by. However the HST pin becomes available after the reset cancellation, the HST pin must once be back to "H" level.

## 14. Power on Reset

Make sure to make power on reset at turning on the power supply or returning on the power supply when the power supply voltage is below the warranty range for normal operation.

## 15. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self oscillating circuit evevn when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

## 16. Watchdog timer function

The watchdog timer supported by the FR family monitors the program that performs the reset delay operation for a specified time. If the program hangs and the reset delay operation is not performed, the watchdog timer resets the CPU. Therefore, once the watchdog timer is enabled, operation continues until the CPU is reset. As an exception, a reset delay automatically occurs if the CPU stops program execution.

## MB91101/MB91101A

## BLOCK DIAGRAM



## MB91101/MB91101A

## CPU CORE

## 1. Memory Space

The FR family has a logical address space of 4 Gbytes ( $2^{32}$ bytes) and the CPU linearly accesses the memory space.

- Memory space



## - Direct addressing area

The following areas on the memory space are assigned to direct addressing area for I/O. In these areas, an address can be specified in a direct operand of a code.
Direct areas consists of the following areas dependent on accessible data sizes.
Byte data access: $\quad 000 \mathrm{H}$ to 0 FFH
Half word data access: 000 н to 1 FF н
Word data access: 000 н to 3 FFн

## MB91101/MB91101A

## 2. Registers

The FR family has two types of registers; dedicated registers embedded on the CPU and general-purpose registers on memory.

## - Dedicated registers

Program counter (PC):
Program status (PS):
Table base register (TBR):
Return pointer (RP): Holds address to resume operation after returning from a subroutine.
System stack pointer (SSP): Indicates system stack space.
User's stack pointer (USP): Indicates user's stack space.
Multiplication/division result register (MDH/MDL): 32-bit length, register for multiplication/division


Table base register
Return pointer
System stack pointer
User's stack pointer
Multiplication/division result
register

Initial value
XXXX $\mathrm{XXXX}_{\mathrm{H}}$ Indeterminate

000 F FCOOH
$\mathrm{XXXX}^{\mathrm{XXXX}}{ }_{H}$ Indeterminate

00000000 н
XXXX $\mathrm{XXXX}_{\mathrm{H}}$ Indeterminate
$X X X X X X X X_{H} \quad$ Indeterminate
$\mathrm{XXXX}^{\mathrm{XXXX}} \mathrm{H}$ Indeterminate

## - Program status (PS)

The PS register is for holding program status and consists of a condition code register (CCR), a system condition code register (SCR) and a interrupt level mask register (ILM).


## MB91101/MB91101A

## - Condition code register (CCR)

S-flag: Specifies a stack pointer used as R15.
I-flag: Controls user interrupt request enable/disable.
N -flag: Indicates sign bit when division result is assumed to be in the 2's complement format.
Z-flag: Indicates whether or not the result of division was " 0 ".
V-flag: Assumes the operand used in calculation in the 2's complement format and indicates whether or not overflow has occurred.
C-flag: Indicates if a carry or borrow from the MSB has occurred.

- System condition code register (SCR)

T-flag: Specifies whether or not to enable step trace trap.

- Interrupt level mask register (ILM)

ILM4 to ILMO: Register for holding interrupt level mask value. The value held by this register is used as a level mask. When an interrupt request issued to the CPU is higher than the level held by ILM, the interrupt request is accepted.

| ILM4 | ILM3 | ILM2 | ILM1 | ILMO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | High |
|  |  |  |  |  | : |  |
| 0 | 1 | 0 | 0 | 0 | 15 |  |
|  |  | : |  |  |  | $\checkmark$ |
| 1 | 1 | 1 | 1 | 1 | 31 | Low |

## MB91101/MB91101A

## ■ GENERAL-PURPOSE REGISTERS

R0 to R15 are general-purpose registers embedded on the CPU. These registers functions as an accumulator and a memory access pointer (field for indicating address).

## - Register bank structure



Of the above 16 registers, following registers have special functions. To support the special functions, part of the instruction set has been sophisticated to have enhanced functions.

R13: Virtual accumulator (AC)
R14: Frame pointer (FP)
R15: Stack pointer (SP)
Upon reset, values in R0 to R14 are not fixed. Value in R15 is initialized to be 0000 0000н (SSP value).

## MB91101/MB91101A

## SETTING MODE

1. Pin

- Mode setting pins and modes

| Mode setting <br> pins |  |  | Mode name | Reset vector <br> access area | External data <br> bus width | Bus mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| MD2 | MD1 | MD0 |  | External vector mode 0 | External | 8 bits |
| 0 | 0 | 0 | External ROM/external bus |  |  |  |
| 0 | 0 | 1 | External vector mode 1 | External | 16 bits | mode |
| 0 | 1 | 0 | - | - | - | Inhibited |
| 0 | 1 | 1 | Internal vector mode | Internal | (Mode register) | Single-chip mode* |
| 1 | - | - | - | - | - | Inhibited |

*: The MB91101 and MB91101A do not support single-chip mode.

## 2. Registers

- Mode setting registers (MODR) and modes

- Bus mode setting bits and functions

| M1 | M0 | Functions | Note |
| :---: | :---: | :--- | :---: |
| 0 | 0 | Single-chip mode |  |
| 0 | 1 | Internal ROM/external bus mode |  |
| 1 | 0 | External ROM/external bus mode |  |
| 1 | 1 | - | Inhibited |

Note: Because of without internal ROM, the MB91101 and MB91101A allow "10B" setting value only.

## MB91101/MB91101A

I/O MAP

| Address | Abbreviation | Register name | Read/write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 0000н | (Reserved) |  |  |  |
| 0001н | PDR2 | Port 2 data register | R/W | XXXXXXXX |
| $\begin{gathered} 0002 \mathrm{H} \\ \text { to } \\ 0004 \mathrm{H} \end{gathered}$ | (Reserved) |  |  |  |
| 0005н | PDR6 | Port 6 data register | R/W | XXXXXXXX |
| 0006н | (Reserved) |  |  |  |
| 0007 |  |  |  |  |
| 0008н | PDRB | Port B data register | R/W | XXXXXXXX |
| 0009н | PDRA | Port A data register | R/W | _ XXXXXX _в |
| 000Ан | (Reserved) |  |  |  |
| 000Вн | PDR8 | Port 8 data register | R/W | __ $\mathrm{X}_{\text {_- }} \mathrm{XXX}_{\text {в }}$ |
| $\begin{aligned} & \text { 000Сн } \\ & \text { to } \\ & 0011 \mathrm{H} \end{aligned}$ | (Reserved) |  |  |  |
| 0012н | PDRE | Port E data register | R/W | XXXXXXXX |
| 0013н | PDRF | Port F data register | R/W | XXXXXXXX |
| $\begin{gathered} \text { 0014н } \\ \text { to } \\ 001 \text { Вн } \end{gathered}$ | (Reserved) |  |  |  |
| $001 \mathrm{CH}_{\mathrm{H}}$ | SSR0 | Serial status register 0 | R/W | 00001 _ 00 в |
| 001的 | SIDR0/SODR0 | Serial input register 0/serial output register 0 | R/W | XXXXXXXХв |
| 001Ен | SCR0 | Serial control register 0 | R/W | 00000100 в |
| 001F | SMR0 | Serial mode register 0 | R/W | 00 _ _ 0 _ 00 в |
| 0020н | SSR1 | Serial status register 1 | R/W | 00001 _ 00 в |
| 0021H | SIDR1/SODR1 | Serial input register 1/serial output register 1 | R/W | XXXXXXXХв |
| 0022н | SCR1 | Serial control register 1 | R/W | 00000100 в |
| 0023н | SMR2 | Serial mode register 1 | R/W | $00 \_$_ 0 _ 0 Ов |
| 0024н | SSR2 | Serial status register 2 | R/W | 00001 _00в |
| 0025н | SIDR2/SODR2 | Serial input register 2/serial output register 2 | R/W | ХХХХХХХХв |
| 0026н | SCR2 | Serial control register 2 | R/W | 00000100 в |
| 0027 ${ }^{\text {H }}$ | SMR2 | Serial mode register 2 | R/W | 00 _ 0 _ 00 в |

(Continued)

| Address | Abbreviation | Register name | Read/write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 0028н | TMRLR0 | 16-bit reload register ch. 0 | W | XXXXXXXX |
| 0029н |  |  |  | XXXXXXXX |
| 002Ан | TMR0 | 16-bit timer register ch. 0 | R | XXXXXXXX |
| 002Вн |  |  |  | ХХХХХХХХХв |
| 002С ${ }_{\text {н }}$ | (Reserved) |  |  |  |
| 002D |  |  |  |  |  |  |
| 002Ен | TMCSR0 | 16-bit reload timer control status register ch. 0 | R/W | _-_-00008 |
| 002F |  |  |  | 00000000 в |
| 0030н | TMRLR1 | 16-bit reload register ch. 1 | W | XXXXXXXX |
| 0031н |  |  |  | XXXXXXXXв |
| 0032H | TMR1 | 16-bit timer register ch. 1 | R |  |
| 0033н |  |  |  | XXXXXXXX |
| 0034н | (Reserved) |  |  |  |
| 0035 ${ }_{\text {H }}$ |  |  |  |  |  |  |
| 0036н | TMCSR1 | 16-bit reload timer control status register ch. 1 | R/W | ----0000в |
| 0037 ${ }^{\text {H}}$ |  |  |  | 00000000 в |
| 0038н | ADCR | A/D converter data register | R | ------ ХХв |
| 0039н |  |  |  | XXXXXXXX |
| 003Ан | ADCS | A/D converter control status register | R/W | 00000000 в |
| 003Вн |  |  |  | 00000000 в |
| 003C ${ }_{\text {¢ }}$ | TMRLR2 | 16-bit reload register ch. 2 | W | XXXXXXXХв |
| 003D ${ }_{\text {н }}$ |  |  |  | XXXXXXXX |
| 003Ен | TMR2 | 16-bit timer register ch. 2 | R | XXXXXXXXв |
| 003Fн |  |  |  | XXXXXXXX |
| 0040н | (Reserved) |  |  |  |
| 0041н |  |  |  |  |  |  |
| 0042н | TMCSR2 | 16-bit reload timer control status register ch. 2 | R/W | ----0000в |
| 0043н |  |  |  | 00000000 в |
| $\begin{gathered} \text { 0044н } \\ \text { to } \\ 0077 \boldsymbol{H} \end{gathered}$ | (Reserved) |  |  |  |

(Continued)

## MB91101/MB91101A

| Address | Abbreviation | Register name | Read/write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 0078н | UTIMO/UTIMRO | U-TIMER register ch. 0/reload register ch. 0 | R/W | 00000000 в |
| 0079н |  |  |  | 0000000 ов |
| 007Ан | (Reserved) |  |  |  |
| 007Вн | UTIMCO | U-TIMER control register ch. 0 | R/W | $0 \ldots 00001$ в |
| 007С ${ }_{\text {н }}$ | UTIM1/UTIMR1 | U-TIMER register ch. 1/reload register ch. 1 | R/W | 00000000 в |
| 007D |  |  |  | 0000000 ов |
| 007Ен | (Reserved) |  |  |  |
| 007F | UTIMC1 | U-TIMER control register ch. 1 | R/W | $0 \ldots 00001$ в |
| 0080н | UTIM2/UTIMR2 | U-TIMER register ch. 2/reload register ch. 2 | R/W | 00000000 в |
| 0081н |  |  |  | 0000000 ов |
| 0082н | (Reserved) |  |  |  |
| 0083н | UTIMC2 | U-TIMER control register ch. 2 | R/W | 0 _ 00001 B |
| $\begin{gathered} \text { 0084н } \\ \text { to } \\ 0093 \boldsymbol{H} \end{gathered}$ | (Reserved) |  |  |  |
| 0094н | EIRR | External interrupt cause register | R/W | 00000000 в |
| 0095н | ENIR | Interrupt enable register | R/W | 00000000 в |
| $\begin{aligned} & \text { 0096н } \\ & \text { to } \\ & 0098 \text { H } \end{aligned}$ | (Reserved) |  |  |  |
| 0099н | ELVR | External interrupt request level setting register | R/W | 00000000 в |
| $\begin{aligned} & 009 \mathrm{~A}_{\mathrm{H}} \\ & \text { to } \\ & 00 \mathrm{D} 1 \mathrm{H} \end{aligned}$ | (Reserved) |  |  |  |
| 00D2н | DDRE | Port E data direction register | W | 00000000 в |
| 00D3н | DDRF | Port F data direction register | W | 00000000 в |
| $\begin{aligned} & \text { 00D4н } \\ & \text { to } \\ & 00 \mathrm{DB} \end{aligned}$ | (Reserved) |  |  |  |
| 00DC ${ }_{\text {н }}$ | GCN1 | General control register 1 | R/W | 0011001 0в |
| 00DD |  |  |  | 0001000 ов |
| 00DEн | (Reserved) |  |  |  |
| 00DFH | GCN2 | General control register 2 | R/W | 00000000 в |


| Address | Abbreviation | Register name | Read/write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 00EOн | PTMR0 | Ch. 0 timer register | R | $11111111^{\text {b }}$ |
| 00E1н |  |  |  | $11111111_{\text {в }}$ |
| 00E2н | PCSR0 | Ch. 0 cycle setting register | W | XXXXXXXX |
| 00ЕЗн |  |  |  | XXXXXXXXв |
| 00E4 ${ }^{\text {¢ }}$ | PDUT0 | Ch. 0 duty setting register | W | XXXXXXXX |
| 00E5 |  |  |  | XXXXXXXX |
| 00Е6н | PCNH0 | Ch. 0 control status register H | R/W | 0000000 _ |
| 00E7 ${ }_{\text {H }}$ | PCNLO | Ch. 0 control status register L | R/W | 00000000 в |
| 00Е8н | PTMR1 | Ch. 1 timer register | R | $11111111^{\text {b }}$ |
| 00Е9н |  |  |  | $11111111_{\text {в }}$ |
| 00ЕАн | PCSR1 | Ch. 1 cycle setting register | W | XXXXXXXX |
| 00ЕВн |  |  |  | XXXXXXXX |
| 00ECH | PDUT1 | Ch. 1 duty setting register | W | XXXXXXXX |
| 00ED |  |  |  | XXXXXXXX |
| 00EEн | PCNH1 | Ch. 1 control status register H | R/W | 0000000 _ |
| 00EFн | PCNL1 | Ch. 1 control status register L | R/W | 00000000 в |
| 00FOH | PTMR2 | Ch. 2 timer register | R | $11111111^{\text {b }}$ |
| 00F1H |  |  |  | 11111111 в |
| 00F2н | PCSR2 | Ch. 2 cycle setting register | W | XXXXXXXX |
| 00F3н |  |  |  | XXXXXXXX |
| 00F4н | PDUT2 | Ch. 2 duty setting register | W | XXXXXXXХв |
| 00F5 ${ }_{\text {¢ }}$ |  |  |  | XXXXXXXX |
| 00F6н | PCNH2 | Ch. 2 control status register H | R/W | 0000000 _ |
| 00F7H | PCNL2 | Ch. 2 control status register L | R/W | 00000000 в |
| 00F8н | PTMR3 | Ch. 3 timer register | R | $11111111_{\text {в }}$ |
| 00F9н |  |  |  | 11111111 в |
| 00FAн | PCSR3 | Ch. 3 cycle setting register | W | XXXXXXXX |
| 00FBн |  |  |  | XXXXXXXX |
| 00FCH | PDUT3 | Ch. 3 duty setting register | W | XXXXXXXX |
| 00FDн |  |  |  | XXXXXXXX |
| 00FEн | PCNH3 | Ch. 3 control status register H | R/W | 0000000 _ |
| 00FFH | PCNL3 | Ch. 3 control status register L | R/W | 00000000 в |

(Continued)

## MB91101/MB91101A

| Address | Abbreviation | Register name | Read/write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { 0100н } \\ \text { to } \\ 01 \mathrm{FF}_{\mathrm{H}} \end{gathered}$ | (Reserved) |  |  |  |
| 0200н | DPDP | DMAC parameter descriptor pointer | R/W | XXXXXXXX |
| 0201н |  |  |  | XXXXXXXX |
| 0202н |  |  |  | XXXXXXXX |
| 0203н |  |  |  | Х00000008 |
| 0204н | DACSR | DMAC control status register | R/W | 00000000 в |
| 0205 |  |  |  | 00000000 в |
| 0206н |  |  |  | 00000000 в |
| 0207н |  |  |  | 00000000 в |
| 0208н | DATCR | DMAC pin control register | R/W | XXXXXXXX |
| 0209н |  |  |  | XXXX 0000 в |
| 020Ан |  |  |  | XXXX 0000 в |
| 020Вн |  |  |  | XXXX 0000 в |
| $\begin{aligned} & \text { 020Сн } \\ & \text { to } \\ & 03 Е 3 н \end{aligned}$ | (Reserved) |  |  |  |
| 03E4н | ICHCR | Instruction cache control register | R/W | -_-_--_- ${ }^{\text {B }}$ |
| 03E5 |  |  |  | --------_ ${ }^{\text {B }}$ |
| 03E6н |  |  |  | -------- ${ }^{\text {в }}$ |
| 03E7H |  |  |  | _ _ 000000 в |
| $\begin{aligned} & \text { 03E8н } \\ & \text { to } \\ & 03 E F_{H} \end{aligned}$ | (Reserved) |  |  |  |
| 03FOH | BSDO | Bit search module 0-detection data register | W | XXXXXXXX |
| 03F1H |  |  |  | XXXXXXXX |
| 03F2н |  |  |  | XXXXXXXX |
| 03F3н |  |  |  | XXXXXXXX |
| 03F4 ${ }^{\text {¢ }}$ | BSD1 | Bit search module 1-detection data register | R/W | XXXXXXXX |
| 03F5 ${ }^{\text {H }}$ |  |  |  | XXXXXXXX |
| 03F6н |  |  |  | XXXXXXXX |
| 03F7H |  |  |  | XXXXXXXX |

(Continued)

| Address | Abbreviation | Register name | Read/write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 03F8н | BSDC | Bit search module transition-detection data register | W | XXXXXXXX ${ }_{\text {¢ }}$ |
| 03F9н |  |  |  | XXXXXXXX |
| 03FAн |  |  |  | XXXXXXXX |
| 03FBн |  |  |  | XXXXXXXX |
| 03FCH | BSRR | Bit search module detection result register | R | XXXXXXXX |
| 03FDн |  |  |  | XXXXXXXX |
| 03FEн |  |  |  | XXXXXXXX |
| 03FF ${ }_{\text {H }}$ |  |  |  | XXXXXXXX |
| 0400н | ICROO | Interrupt control register 0 | R/W | _-_ 11111 в |
| 0401н | ICR01 | Interrupt control register 1 | R/W | _-_ 11111 B |
| 0402н | ICR02 | Interrupt control register 2 | R/W | --_ 11111 B |
| 0403н | ICR03 | Interrupt control register 3 | R/W | _-_ $11111_{\text {B }}$ |
| 0404H | ICR04 | Interrupt control register 4 | R/W | _ _ 11111 B |
| 0405 | ICR05 | Interrupt control register 5 | R/W | _ _ $11111{ }_{\text {B }}$ |
| 0406н | ICR06 | Interrupt control register 6 | R/W | _-_ 11111 в |
| 0407н | ICR07 | Interrupt control register 7 | R/W | _-_ 11111 в |
| 0408н | ICR08 | Interrupt control register 8 | R/W | _ _ 11111 B |
| 0409н | ICR09 | Interrupt control register 9 | R/W | _-_ $11111_{\text {в }}$ |
| 040Ан | ICR10 | Interrupt control register 10 | R/W | --- 11111 B |
| 040Вн | ICR11 | Interrupt control register 11 | R/W | _-_ 11111 в |
| $040 \mathrm{CH}_{\mathrm{H}}$ | ICR12 | Interrupt control register 12 | R/W | - - $11111_{\text {в }}$ |
| 040D ${ }_{\text {н }}$ | ICR13 | Interrupt control register 13 | R/W | --- $11111{ }_{\text {B }}$ |
| 040Ен | ICR14 | Interrupt control register 14 | R/W | _ _ _ 111111 в |
| 040F\% | ICR15 | Interrupt control register 15 | R/W | --- $11111_{\text {в }}$ |
| 0410н | ICR16 | Interrupt control register 16 | R/W | _ _ 1111118 |
| 0411H | ICR17 | Interrupt control register 17 | R/W | _ _ 11111 в |
| 0412н | ICR18 | Interrupt control register 18 | R/W | _ _ 11111 B |
| 0413н | ICR19 | Interrupt control register 19 | R/W | --- $11111_{\text {B }}$ |
| 0414H | ICR20 | Interrupt control register 20 | R/W | _-_ 11111 в |
| 0415 | ICR21 | Interrupt control register 21 | R/W | --- 11111 B |
| 0416н | ICR22 | Interrupt control register 22 | R/W | _-_ 11111 в |

(Continued)

## MB91101/MB91101A

| Address | Abbreviation | Register name | Read/write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 0417 H | ICR23 | Interrupt control register 23 | R/W | _ _ $11111_{\text {b }}$ |
| 0418н | ICR24 | Interrupt control register 24 | R/W | _ _ $11111_{\text {в }}$ |
| 0419н | ICR25 | Interrupt control register 25 | R/W | _ _ $11111_{\text {B }}$ |
| 041Ан | ICR26 | Interrupt control register 26 | R/W | _ _ $11111_{\text {в }}$ |
| 041Вн | ICR27 | Interrupt control register 27 | R/W | _-_ 11111 B |
| 041石 | ICR28 | Interrupt control register 28 | R/W | _ _ $11111^{\text {b }}$ |
| 041䉼 | ICR29 | Interrupt control register 29 | R/W | --- $11111^{\text {b }}$ |
| 041Eн | ICR30 | Interrupt control register 30 | R/W | - - 11111 B |
| 041F | ICR31 | Interrupt control register 31 | R/W | --- 11111 B |
| 042F | ICR47 | Interrupt control register 47 | R/W | --- 11111 B |
| 0430 ${ }^{\text {H}}$ | DICR | Delayed interrupt control register | R/W | -_-_-_- ${ }^{\text {в }}$ |
| 0431н | HRCL | Hold request cancel request level setting register | R/W | _-_ 11111 в |
| $\begin{aligned} & \text { 0432н } \\ & \text { to } \\ & 047 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ |  | (Reserved) |  |  |
| 0480н | RSRR/WTCR | Reset cause register/ watchdog peripheral control register | R/W | 1 XXXX_0 0в |
| 0481н | STCR | Standby control register | R/W | $000111_{\text {_ }}$ |
| 0482н | PDRR | DMA controller request squelch register | R/W | ----0000в |
| 0483н | CTBR | Timebase timer clear register | W | XXXXXXXX |
| 0484H | GCR | Gear control register | R/W | 110011 _1в |
| 0485 | WPR | Watchdog reset occurrence postpone register | W | XXXXXXXX |
| 0486н | (Reserved) |  |  |  |
| 0487н |  |  |  |  |
| 0488н | PCTR | PLL control register | R/W | $00{ }_{--} 0_{---{ }^{8}}$ |
| $\begin{aligned} & \text { 0489н } \\ & \text { to } \\ & 0600 \text { н } \end{aligned}$ | (Reserved) |  |  |  |
| 0601н | DDR2 | Port 2 data direction register | W | 00000000 B |
| $\begin{aligned} & \text { 0602н } \\ & \text { to } \\ & 0604 \mathrm{H} \end{aligned}$ | (Reserved) |  |  |  |
| 0605 ${ }_{\text {H }}$ | DDR6 | Port 6 data direction register | W | 00000000 в |
| 0606н | (Reserved) |  |  |  |
| 0607н |  |  |  |  |

(Continued)

| Address | Abbreviation | Register name | Read/write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 0608н | DDRB | Port B data direction register | W | 00000000 в |
| 0609н | DDRA | Port A data direction register | W | _ 000000 _ |
| 060Ан | (Reserved) |  |  |  |
| 060Вн | DDR8 | Port 8 data direction register | W | __ 0 _ 000 в |
| 060CH | ASR1 | Area select register 1 | W | 00000000 в |
| 060D ${ }_{\text {н }}$ |  |  |  | 0000000 1 $^{\text {B }}$ |
| 060Ен | AMR1 | Area mask register 1 | W | 00000000 в |
| 060FH |  |  |  | 00000000 в |
| 0610н | ASR2 | Area select register 2 | W | 00000000 в |
| 0611н |  |  |  | 00000010 в |
| 0612н | AMR2 | Area mask register 2 | W | 00000000 в |
| 0613н |  |  |  | 00000000 в |
| 0614 ${ }_{\text {H }}$ | ASR3 | Area select register 3 | W | 00000000 в |
| 0615 ${ }_{\text {H }}$ |  |  |  | 0000001 1в |
| 0616н | AMR3 | Area mask register 3 | W | 00000000 в |
| 0617 ${ }_{\text {H }}$ |  |  |  | 00000000 в |
| 0618н | ASR4 | Area select register 4 | W | 00000000 в |
| 0619н |  |  |  | 00000100 в |
| 061Ан | AMR4 | Area mask register 4 | W | 0000000 ов |
| 061Вн |  |  |  | 00000000 в |
| 061信 | ASR5 | Area select register 5 | W | 00000000 в |
| 061䉼 |  |  |  | $00000101_{\text {в }}$ |
| 061Ен | AMR5 | Area mask register 5 | W | 00000000 в |
| 061F ${ }_{\text {H }}$ |  |  |  | 00000000 в |
| 0620н | AMDO | Area mode register 0 | R/W | ___ 0011 1в |
| 0621H | AMD1 | Area mode register 1 | R/W | $0 \ldots 00000$ в |
| 0622н | AMD32 | Area mode register 32 | R/W | 00000000 в |
| 0623н | AMD4 | Area mode register 4 | R/W | 0 _ _ 00000 в |
| 0624н | AMD5 | Area mode register 5 | R/W | 0 _ 00000 в |
| 0625 | DSCR | DRAM signal control register | W | 00000000 в |
| 0626н | RFCR | Refresh control register | R/W | __ ХХХХХХв |
| 0627H |  |  |  | $00^{\ldots}$ _ 000 в |

(Continued)

## MB91101/MB91101A

(Continued)

| Address | Abbreviation | Register name | Read/write | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 0628н | EPCR0 | External pin control register 0 | W | ---- 1100 в |
| 0629н |  |  |  | _ 1111111 в |
| 062Aн | (Reserved) |  |  |  |
| 062Вн | EPCR1 | External pin control register 1 | W | $1111111{ }^{\text {¢ }}$ |
| 062CH | DMCR4 | DRAM control register 4 | R/W | 00000000 в |
| 062D |  |  |  | 0000000 _ |
| 062Ен | DMCR5 | DRAM control register 5 | R/W | 00000000 в |
| 062F ${ }_{\text {H }}$ |  |  |  | 0000000 _ |
| $\begin{aligned} & \text { 0630н } \\ & \text { to } \\ & 07 \text { ODH } \end{aligned}$ | (Reserved) |  |  |  |
| 07FEн | LER | Little endian register | W | _-_-_ 000 в |
| 07FF\% | MODR | Mode register | W | XXXXXXXX |

Note : Do not use (reserved).

■ INTERRUPT CAUSES, INTERRUPT VECTORS
AND INTERRUPT CONTROL REGISTER ALLOCATIONS

| Interrupt causes | Interrupt number |  | Interrupt level |  | TBR default address |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Decimal | Hexadecimal | Register | Offset |  |
| Reset | 0 | 00 | - | 3FС | 000FFFFCH |
| Reserved for system | 1 | 01 | - | 3F8н | 000FFFF8\% |
| Reserved for system | 2 | 02 | - | 3F4H | 000FFFF4 ${ }_{\text {н }}$ |
| Reserved for system | 3 | 03 | - | 3FOH | 000FFFFF\% |
| Reserved for system | 4 | 04 | - | 3ЕСн | 000FFFEC ${ }_{\text {н }}$ |
| Reserved for system | 5 | 05 | - | 3Е8н | 000FFFE8 ${ }_{\text {н }}$ |
| Reserved for system | 6 | 06 | - | 3E4H | 000FFFE4 ${ }_{\text {H }}$ |
| Reserved for system | 7 | 07 | - | 3ЕОн | 000FFFEEOH |
| Reserved for system | 8 | 08 | - | 3DCH | 000FFFDCH |
| Reserved for system | 9 | 09 | - | 3D8н | 000FFFD84 |
| Reserved for system | 10 | 0A | - | 3D4 ${ }_{\text {- }}$ | 000FFFD4н |
| Reserved for system | 11 | OB | - | 3D0н | 000FFFDOH |
| Reserved for system | 12 | OC | - | 3ССн | 000FFFCCH |
| Reserved for system | 13 | OD | - | 3С8н | 000FFFC8H |
| Exception for undefined instruction | 14 | OE | - | 3 C 4 + | 000FFFC4 ${ }_{\text {н }}$ |
| NMI request | 15 | OF | Fy fixed | 3 COH | 000FFFCOH |
| External interrupt 0 | 16 | 10 | ICROO | 3ВСн | 000 FFFBC н $^{\text {¢ }}$ |
| External interrupt 1 | 17 | 11 | ICR01 | 3В8н | 000FFFB88 |
| External interrupt 2 | 18 | 12 | ICR02 | 3B4н | 000FFFB4 ${ }_{\text {н }}$ |
| External interrupt 3 | 19 | 13 | ICR03 | 3ВОн | 000FFFBBO |
| UART0 receive complete | 20 | 14 | ICR04 | ЗАС ${ }_{\text {н }}$ | 000FFFACH |
| UART1 receive complete | 21 | 15 | ICR05 | ЗА8н | 000FFFA8н |
| UART2 receive complete | 22 | 16 | ICR06 | 3А4 ${ }^{\text {¢ }}$ | 000FFFA4 ${ }_{\text {¢ }}$ |
| UART0 transmit complete | 23 | 17 | ICR07 | 3АО | 000FFFAOH |
| UART1 transmit complete | 24 | 18 | ICR08 | 39С | 000FFF9CH |
| UART2 transmit complete | 25 | 19 | ICR09 | 398н | 000FFF98н |
| DMAC0 (complete, error) | 26 | 1A | ICR10 | 394н | 000FFF94 |
| DMAC1 (complete, error) | 27 | 1B | ICR11 | 390н | 000FFF90н |
| DMAC2 (complete, error) | 28 | 1C | ICR12 | 38 CH | 000FFF8CH |
| DMAC3 (complete, error) | 29 | 1D | ICR13 | 388н | 000FFF884 |
| DMAC4 (complete, error) | 30 | 1E | ICR14 | 384н | 000FFF84н |
| DMAC5 (complete, error) | 31 | 1F | ICR15 | 380н | 000FFF80н |

(Continued)

## MB91101/MB91101A

| Interrupt causes | Interrupt number |  | Interrupt level |  | TBR default address |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Decimal | Hexadecimal | Register | Offset |  |
| DMAC6 (complete, error) | 32 | 20 | ICR16 | 37C | 000FFF7Cн |
| DMAC7 (complete, error) | 33 | 21 | ICR17 | 378н | 000FFF78н |
| A/D converter (successive approximation conversion type) | 34 | 22 | ICR18 | 374 | 000FFFF74н |
| 16-bit reload timer 0 | 35 | 23 | ICR19 | 370 | 000FFFF70н |
| 16-bit reload timer 1 | 36 | 24 | ICR20 | $36 \mathrm{CH}_{\text {н }}$ | 000FFF6C ${ }_{\text {н }}$ |
| 16-bit reload timer 2 | 37 | 25 | ICR21 | 368H | 000FFF68н |
| PWM 0 | 38 | 26 | ICR22 | 364н | 000FFF64н |
| PWM 1 | 39 | 27 | ICR23 | 360н | 000FFF66 ${ }_{\text {¢ }}$ |
| PWM 2 | 40 | 28 | ICR24 | $35 \mathrm{CH}_{\text {}}$ | 000FFF5CH |
| PWM 3 | 41 | 29 | ICR25 | 358н | 000FFF58н |
| U-TIMER 0 | 42 | 2 A | ICR26 | 354н | 000FFF54н |
| U-TIMER 1 | 43 | 2B | ICR27 | 350н | 000FFF50н |
| U-TIMER 2 | 44 | 2C | ICR28 | $34 \mathrm{CH}_{\mathrm{H}}$ | 000FFF4CH |
| Reserved for system | 45 | 2D | ICR29 | 348H | 000FFF48н |
| Reserved for system | 46 | 2E | ICR30 | 344н | 000FFF44н |
| Reserved for system | 47 | 2F | ICR31 | 340н | 000FFFF40н |
| Reserved for system | 48 | 30 | ICR32 | 33CH | 000FFF3C ${ }_{\text {н }}$ |
| Reserved for system | 49 | 31 | ICR33 | 338 ${ }^{\text {H}}$ | 000FFF38н |
| Reserved for system | 50 | 32 | ICR34 | 334 | 000FFF34н |
| Reserved for system | 51 | 33 | ICR35 | 330 H | 000FFF30н |
| Reserved for system | 52 | 34 | ICR36 | 32CH | 000FFF2C ${ }_{\text {н }}$ |
| Reserved for system | 53 | 35 | ICR37 | 328H | 000FFF28н |
| Reserved for system | 54 | 36 | ICR38 | 324 ${ }^{\text {¢ }}$ | 000FFF24н |
| Reserved for system | 55 | 37 | ICR39 | 320н | 000FFF20н |
| Reserved for system | 56 | 38 | ICR40 | 31 CH | 000FFF1C ${ }_{\text {н }}$ |
| Reserved for system | 57 | 39 | ICR41 | 318н | 000FFF18н |
| Reserved for system | 58 | 3A | ICR42 | 314н | 000FFF14н |
| Reserved for system | 59 | 3B | ICR43 | 310 H | 000FFF10н |
| Reserved for system | 60 | 3C | ICR44 | 30 CH | 000FFF0C ${ }_{\text {н }}$ |
| Reserved for system | 61 | 3D | ICR45 | 308н | 000FFF08н |
| Reserved for system | 62 | 3E | ICR46 | 304н | 000FFFF04н |
| Delayed interrupt cause bit | 63 | 3F | ICR47 | 300 H | 000FFFF00н |

(Continued)
(Continued)

| Interrupt causes | Interrupt number |  | Interrupt level |  | TBR default address |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Decimal | Hexadecimal | Register | Offset |  |
| Reserved for system (used in REALOS*) | 64 | 40 | - | 2FCH | 000FFEFCH |
| Reserved for system (used in REALOS*) | 65 | 41 | - | 2F8H | 000FFEF8 ${ }_{\text {н }}$ |
| Used in INT instructions | $\begin{gathered} 66 \\ \text { to } \\ 255 \end{gathered}$ | $\begin{aligned} & 42 \\ & \text { to } \\ & \text { FF } \end{aligned}$ | - | $\begin{gathered} 2 F 4 \mathrm{H} \\ \text { to } \\ 00 \mathrm{O}_{\mathrm{H}} \end{gathered}$ | 000FFEF4 4 to 000 FFCOOH |

*: REALOS/FR uses interrupt number $0 \times 40$ and $0 \times 41$ for system code.

## MB91101/MB91101A

## ■ PERIPHERAL RESOURCES

## 1. I/O Ports

There are 2 types of I/O port register structure; port data register (PDR0 to PDRF) and data direction register (DDR0 to DDRF), where bits PDR0 to PDRF and bits DDR0 to DDRF corresponds respectively. Each bit on the register corresponds to an external pin. In port registers input/output register of the port configures input/ output function of the port, while corresponding bit (pin) configures input/output function in data direction registers. Bit " 0 " specifies input and " 1 " specifies output.
-For input ( $\mathrm{DDR}=$ " 0 ") setting;
PDR reading operation: reads level of corresponding external pin.
PDR writing operation: writes set value to PDR.

- For output (DDR = "1") setting;

PDR reading operation: reads PDR value.
PDR writing operation: outputs PDR value to corresponding external pin.

- Block diagram



## MB91101/MB91101A

## - Port data register

| Address |  | Initial value |  |
| :---: | :---: | :---: | :---: |
| 000001H | PDR2 | XXXXXXXX | (R/W) |
| 000005 ${ }_{\text {H }}$ | PDR6 | XXXXXXXX | (R/W) |
| 00000В ${ }_{\text {H }}$ | PDR8 |  | (R/W) |
| 000009H | PDRA | - XXXXXX -в | (R/W) |
| 000008 ${ }_{\text {H }}$ | PDRB | XXXXXXXX | (R/W) |
| 000012н | PDRE | XXXXXXXX | (R/W) |
| 000013н | PDRF | XXXXXXXX | (R/W) |

() :Access

R/W :Readable and writable
X :Indeterminate

- Data direction register

| Address |  | Initial value 00000000 |  |
| :---: | :---: | :---: | :---: |
| 000601H | DDR2 |  | (W) |
| 000605 | DDR6 | 00000000в | (W) |
| 00060Вн | DDR8 | - - 0-000в | (W) |
| 000609н | DDRA | - 000000 -в | (W) |
| 000608н | DDRB | 00000000 ${ }_{\text {в }}$ | (W) |
| 0000D2н | DDRE | 00000000 ${ }_{\text {в }}$ | (W) |
| 0000D3н | DDRF | 0000000 в | (W) |

() :Access

W :Write only

- :Unused


## MB91101/MB91101A

## 2. DMA Controller (DMAC)

The DMA controller is a module embedded in FR family devices, and performs DMA (direct memory access) transfer.
DMA transfer performed by the DMA controller transfers data without intervention of CPU, contributing to enhanced performance of the system.

- 8 channels
- Mode: single/block transfer, burst transfer and continuous transfer: 3 kinds of transfer
- Transfer all through the area
- Max 65536 of transfer cycles
- Interrupt function right after the transfer
- Selectable for address transfer increase/decrease by the software
- External transfer request input pin, external transfer request accept output pin, external transfer complete output pin three pins for each


## - Block diagram



## - Registers (DMAC internal registers)

| Address | bit 31 | bit 16 | bit 0 | Initial value |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000200 ${ }_{\text {H }}$ |  |  |  | XXXXXXXX XXXXXXXXB XXXXXXXX X0000000 | (R/W) |
| 00000201H |  | DPDP |  |  |  |
| $\begin{aligned} & 00000202 \mathrm{H} \\ & 00000203 \mathrm{H} \end{aligned}$ |  |  |  |  |  |
|  |  |  |  | 00000000 в | (R/W) |
| 00000205 |  | DACS |  | 00000000 B |  |
| $\begin{aligned} & 00000206 \mathrm{H} \\ & 00000207 \mathrm{H} \end{aligned}$ |  |  |  | $\begin{aligned} & 00000000 \mathrm{~B} \\ & 00000000 \mathrm{~B} \end{aligned}$ |  |
|  |  |  |  |  |  |
| 00000208н DATCR |  |  |  | XXXXXXXX | (R/W) |
| 00000209 |  |  |  | XXXX XXX P |  |
| 0000020 А |  |  |  | XXXX0000 |  |

() :Access

R/W:Readable and writable
X :Indeterminate

## - Registers (DMA descriptor)

| Address | bit 31 bit 0 |  |
| :---: | :---: | :---: |
| DPDP + 0 н |  | $\begin{aligned} & \text { DMA } \\ & \text { ch. } 0 \end{aligned}$ |
| DPDP + 0С ${ }_{\text {н }}$ |  | Descriptor |
|  |  | DMA <br> ch. 1 |
|  |  | Descriptor |
| DPDP + 54 |  | DMA |
|  |  | ch. 7 |
|  |  |  |

## MB91101/MB91101A

## 3. UART

The UART is a serial I/O port for supporting asynchronous (start-stop system) communication or CLK synchronous communication, and it has the following features.
The MB91101 and MB91101A consist of 3 channels of UART.

- Full double double buffer
- Both a synchronous (start-stop system) communication and CLK synchronous communication are available.
- Supporting multi-processor mode
- Perfect programmable baud rate Any baud rate can be set by internal timer (refer to section "4. U-TIMER").
- Any baud rate can be set by external clock.
- Error checking function (parity, framing and overrun)
- Transfer signal: NRZ code
- Enable DMA transfer/start by interrupt.


## - Block diagram



## MB91101/MB91101A

- Register configuration

| Address | bit 15 | bit 0 | Initial value |  |
| :---: | :---: | :---: | :---: | :---: |
| 0000001 Ен | SCRO |  | 00000100в | (R/W) |
| 00000022н | SCR1 |  | 00000100в | (R/W) |
| 00000026н | SCR2 |  | 00000100в | (R/W) |
| 0000001FH |  | SMR0 | 00--0-00в | (R/W) |
| 00000023н |  | SMR1 | 00--0-00в | (R/W) |
| 00000027 |  | SMR2 | 00--0-00в | (R/W) |
| $0000001 \mathrm{CH}_{\mathrm{H}}$ | SSR0 |  | 00001-00в | (R/W) |
| 00000020н | SSR1 |  | 00001-00в | (R/W) |
| 00000024н | SSR2 |  | 00001-00в | (R/W) |
| 0000001 D |  | SIDR0/SODR0 | XXXXXXXX | (R/W) |
| 00000021н |  | SIDR1/SIDR1 | XXXXXXXX | (R/W) |
| 00000002н |  | SIDR2/SIDR2 | XXXXXXXX | (R/W) |
| () :Access <br> R/W :Readab <br> $\bar{X}$ :Unused <br> X :Indeter | le and writable minate |  |  |  |

## MB91101/MB91101A

## 4. U-TIMER (16-bit Timer for UART Baud Rate Generation)

The U-TIMER is a 16 -bit timer for generating UART baud rate. Combination of chip operating frequency and reload value of U-TIMER allows flexible setting of baud rate.
The U-TIMER operates as an interval timer by using interrupt issued on counter underflow.
The MB91101 and MB91101A have 3 channel U-TIMER embedded on the chip. An interval of up to $2^{16} \times \phi$ can be counted.

- Block diagram

- Register configuration

| Address | bit 15 |  | Initial value |  |
| :---: | :---: | :---: | :---: | :---: |
| 00000078 |  |  | 000000008 | (R/W) |
| $0000007{ }^{\text {0 }}$ |  |  | 000000008 | (R/W) |
| 00000080Н |  |  | 000000008 | (R/W) |
| 0000007Вн |  | UTIMC0 | 0--00001в | (R/W) |
| 0000007Fн |  | UTIMC1 | 0--00001в | (R/W) |
| 00000083н |  | UTIMC2 | 0--00001B | (R/W) |
| () :Access <br> R/W :Readable and writable <br> - :Unused |  |  |  |  |

## MB91101/MB91101A

## 5. PWM Timer

The PWM timer can output high accurate PWM waves efficiently.
The MB91101 and MB91101A have inner 4-channel PWM timers, and has the following features.

- Each channel consists of a 16-bit down counter, a 16-bit data resister with a buffer for scyde setting, a 16-bit compare resister with a buffer for duty setting, and a pin controller.
- The count clock of a 16-bit down counter can be selected from the following four inner clocks. Inner clock $\phi, \phi / 4, \phi / 16, \phi / 64$
- The counter value can be initialized "FFFFh" by the resetting or the counter borrow.
- PWM output (each channel)
- Resister description
- Block diagram (general construction)



## - Block diagram (for one channel)



## MB91101/MB91101A

- Register configuration

| Address | bit 15 |  | Initial value |  |
| :---: | :---: | :---: | :---: | :---: |
| 000000 DCH 000000DD |  |  | $\begin{aligned} & 00110010_{B} \\ & 00010000_{B} \end{aligned}$ | (R/W) |
| 000000DF |  | GCN2 | 00000000 в | (R/W) |
| 000000EOH 000000E1н |  |  | $\begin{aligned} & 11111111 \mathrm{~B} \\ & 1111111 \mathrm{~B}_{\mathrm{B}} \end{aligned}$ | (R) |
| 000000Е2н 000000Е3н |  |  | $\operatorname{xxxxxxxx}^{x \times x \times x y}$ <br> XXXXXXXX | (W) |
| $\begin{aligned} & \text { 000000Е4н } \\ & 000000 \mathrm{E} 5 \mathrm{H} \end{aligned}$ |  |  | xxxxxxxx XXXXXXXX | (W) |
| 000000Е6н | PCNH0 |  | 0000000-в | (R/W) |
| 000000E7 ${ }_{\text {H }}$ |  | PCNLO | $0000000{ }_{\text {B }}$ | (R/W) |
| 000000Е8н $000000 \mathrm{E} 9 \text { н }$ |  |  | $\begin{aligned} & \begin{array}{l} 111118 \\ 1111118 \end{array} \end{aligned}$ | (R) |
| 000000ЕАн 000000ЕВн |  |  | XXXXXXXX $^{\text {X }}$ XXXXXXXX | (W) |
| 000000ECH 000000ED |  |  | xxxxxxxx XXXXXXXX | (W) |
| 000000EEH | PCNH1 |  | 0000000-в | (R/W) |
| 000000EFH |  | PCNL1 | $00000000_{\text {в }}$ | (R/W) |
| 000000FOH 000000 F 1 H |  |  | $\begin{aligned} & 11111111 \mathrm{~B} \\ & 1111111 \end{aligned}$ | (R) |
| $000000 \mathrm{~F} 2 \mathrm{H}$ 000000F3н |  |  | xxxxxxxxx $x^{2}$ XXXXXXXX | (W) |
| $\begin{aligned} & \text { 000000F4н } \\ & 000000 \mathrm{~F} 5 \mathrm{H} \end{aligned}$ |  |  | XXXXXXXX XXXXXXXX | (W) |
| 000000F6H | PCNH2 |  | 0000000-в | (R/W) |
| 000000F7 ${ }^{\text {H }}$ |  | PCNL2 | 0000000 в $^{\text {b }}$ | (R/W) |
| 000000F8н 000000F9H |  |  | $\begin{aligned} & 1111118 \\ & \text { 1191118 } \end{aligned}$ | (R) |
| 000000 FA н 000000 FBн |  |  | XXXXXXXX $^{\text {X }}$ XXXXXXXX | (W) |
| $000000 \mathrm{FC} \mathrm{C}_{\mathrm{H}}$ $000000 \mathrm{FDH}$ |  |  | $\operatorname{xxxxxxxx_{B}}$ XXXXXXXX | (W) |
| 000000 FEн | PCNH3 |  | 0000000-в | (R/W) |
| 000000FFH |  | PCNL3 | $0000000{ }_{\text {B }}$ | (R/W) |
| () :Access <br> R/W :Readable and writable <br> R :Read only <br> W :Write only <br> $\bar{X}$ :Unused <br> X :Indeterminate |  |  |  |  |

## MB91101/MB91101A

## 6. 16-bit Reload Timer

The 16-bit reload timer consists of a 16-bit down counter, a 16-bit reload timer, a prescaler for generating internal count clock and control registers.
Internal clock can be selected from 3 types of internal clocks (divided by 2/8/32 of machine clock).
The DMA transfer can be started by the interruption.
The MB91101 and MB91101A consist of 3 channels of the 16-bit reload timer.

## - Block diagram



## MB91101/MB91101A

- Register configuration



## MB91101/MB91101A

## 7. Bit Search Module

The bit search module detects transitions of data ( 0 to $1 / 1$ to 0 ) on the data written on the input registers and returns locations of the transitions.

## - Block diagram



- Register configuration



## MB91101/MB91101A

## 8. 10-bit A/D Converter (Successive Approximation Conversion Type)

The A/D converter is the module which converts an analog input voltage to a digital value, and it has following features.

- Minimum converting time: $5.6 \mu \mathrm{~s} / \mathrm{ch}$. (system clock: 25 MHz )
- Inner sample and hold circuit
- Resolution: 10 bits
- Analog input can be selected from 4 channels by program.

Single convert mode: 1 channel is selected and converted.
Scan convert mode: Converting continuous channels. Maximum 4 channels are programmable.
Continuous convert mode: Converting the specified channel repeatedly.
Stop convert mode: After converting one channel then stop and wait till next activation synchronizing at the beginning of conversion can be performed.

- DMA transfer operation is available by interruption.
- Operating factor can be selected from the software, the external trigger (falling edge), and 16-bit reload timer (rising edge).
- Block diagram



## MB91101/MB91101A

- Register configuration

| Address bit 15 |  | bit 0 | Initial value |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0000003 \mathrm{~A} \text { Н } \\ & 0000003 \mathrm{~B} \end{aligned}$ |  |  | $\begin{aligned} & 0000000 \mathrm{~B} \\ & 0000000 \mathrm{~B} \end{aligned}$ | (R/W) |
| $\begin{aligned} & \text { 00000038н } \\ & 00000039 \text { н } \end{aligned}$ |  |  | $\begin{gathered} ---X_{B} \\ X X X X X X X \end{gathered}$ | (R) |
|  | SS <br> dable and <br> d only <br> sed <br> terminate |  |  |  |

## MB91101/MB91101A

## 9. Interrupt Controller

The interrupt controller processes interrupt acknowledgments and arbitration between interrupts.

## - Block diagram


*1: DLYI stands for delayed interrupt module (delayed interrupt generation block) (refer to the section " 11 . Delayed Interrupt Module" for detail).
*2: INT0 is a wake-up signal to clock control block in the sleep or stop status.
*3: HLDCAN is a bus release request signal for bus masters other than CPU.
*4: LEVEL4 to LEVELO are interrupt level outputs.
*5: VCT5 to VCT0 are interrupt vector outputs.
*6: IM is an interrupt mask signal.
*7: RI00 to RI47 are interrupt request signals.

## MB91101/MB91101A

## - Register configuration

| Address | bit 7 bit 0 | Initial value | Address | bit 7 bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000400 ${ }_{\text {H }}$ | ICR00 | -- 11111 в (R/W) | 00000411н | ICR17 | -- - 11111 в (R/W) |
| 00000401H | ICR01 | -- 11111 в (R/W) | 00000412н | ICR18 | -- 11111 в (R/W) |
| 00000402н | ICR02 | -- 11111 в (R/W) | 00000413 ${ }^{\text {H }}$ | ICR19 | -- - 11111 в (R/W) |
| 00000403н | ICR03 | -- 11111 в (R/W) | 00000414 | ICR20 | - - 11111 b (R/W) |
| 00000404н | ICR04 | -- 11111 в (R/W) | 00000415 ${ }_{\text {H }}$ | ICR21 | -- - 11111 в (R/W) |
| 00000405H | ICR05 | -- 11111 в (R/W) | 00000416 ${ }^{\text {H }}$ | ICR22 | - - 11111 в (R/W) |
| 00000406н | ICR06 | -- 11111 в (R/W) | 00000417 | ICR23 | -- - 11111 в (R/W) |
| 00000407 | ICR07 | -- 11111 в (R/W) | 00000418 | ICR24 | -- 11111 в (R/W) |
| 00000408H | ICR08 | -- 11111 в (R/W) | 00000419H | ICR25 | -- $111111_{\mathrm{b}}(\mathrm{R} / \mathrm{W})$ |
| 00000409н | ICR09 | -- 11111 в (R/W) | 0000041 Ан | ICR26 | -- - 11111 в (R/W) |
| 0000040А ${ }_{\text {н }}$ | ICR10 | -- 11111 в (R/W) | 0000041 Bн | ICR27 | -- 11111 в (R/W) |
| 0000040В | ICR11 | -- 11111 в (R/W) | 0000041 CH | ICR28 | -- - 11111 в (R/W) |
| $0000040 \mathrm{CH}_{\text {н }}$ | ICR12 | -- 11111 в (R/W) |  | ICR29 | -- 11111 b (R/W) |
| 0000040D | ICR13 | -- 11111 в (R/W) | 0000041 Ен | ICR30 | -- 11111 в (R/W) |
| 0000040ен | ICR14 | -- 11111 в (R/W) | 0000041 FH | ICR31 | -- - 11111 в (R/W) |
| 0000040FH | ICR15 | -- 11111 в (R/W) | 0000042FH | ICR47 | -- 11111 b (R/W) |
| 00000410H | ICR16 | -- 11111 в (R/W) | 00000431н | HRCL | -- 11111 в (R/W) |
|  | ess <br> adable and writable used |  | 00000430н | DICR | ------0в (R/W) |

## MB91101/MB91101A

## 10. External Interrupt/NMI Control Block

The external interrupt/NMI control block controls external interrupt request signals input to $\overline{\mathrm{NMI}}$ pin and INT0 to INT3 pins.
Detecting levels can be selected from "H", "L", rising edge and falling edge (not for $\overline{\mathrm{NMI}}$ pin).

- Block diagram

- Register configuration

| Address | bit 15 | bit 8 | bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 00000095 ${ }_{\text {H }}$ |  | ENIR |  | 00000000 в (R/W) |
| 00000094н | EIRR |  |  | 00000000 в (R/W) |
| 00000099 ${ }_{\text {H }}$ |  | ELVR |  | 00000000 в (R/W) |

[^3]
## MB91101/MB91101A

## 11. Delayed Interrupt Module

Delayed interrupt module is a module which generates a interrupt for changing a task. By using this delayed interrupt module, an interrupt request to CPU can be generated/cancelled by the software.
Refer to the section " 9 . Interrupt Controller" for delayed interrupt module block diagram.

- Register configuration



## MB91101/MB91101A

## 12. Clock Generation (Low-power consumption mechanism)

The clock control block is a module which undertakes the following functions.

- CPU clock generation (including gear function)
- Peripheral clock generation (including gear function)
- Reset generation and cause hold
- Standby function (including hardware standby)
- DMA request prohibit
- PLL (multiplier circuit) embedded


## - Block diagram



## MB91101/MB91101A

## - Register configuration



## MB91101/MB91101A

## 13. External Bus Interface

The external bus interface controls the interface between the device and the external memory and also the external I/O, and has the following features.

- 25-bit (32 Mbytes) address output
- 6 independent banks owing to the chip select function.

Can be set to anywhere on the logical address space for minimum unit 64 Kbytes.
Total 32 Mbytes $\times 6$ area setting is available by the address pin and the chip select pin.

- 8/16-bit bus width setting are available for every chip select area.
- Programmable automatic memory wait (Max for 7 cycles) can be inserted.
- DRAM interface support

Three kinds of DRAM interface: Double CAS DRAM (normally DRAM I/F)
Single CAS DRAM
Hyper DRAM
2 banks independent control (RAS, CAS, etc. control signals)
DRAM select is available from 2CAS/1WE and 1CAS/2WE.
Hi-speed page mode supported
CBR/self refresh supported
Programmable wave form

- Unused address/data pin can be used for I/O port.
- Little endian mode supported
- Clock doubler: Internal bus 50 MHz , external bus 25 MHz


## - Block diagram



## MB91101/MB91101A

- Register configuration



## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| $(\mathrm{V} s \mathrm{~s}=\mathrm{AV}$ ss $=0.0 \mathrm{~V}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  | Symbol | Rating |  | Unit | Remarks |
|  |  | Min | Max |  |  |
| Power supply voltage | At 5 V power supply |  | Vcc5 | Vss-0.3 | Vss +6.5 | V |  |
|  |  | Vcc3 | - | - | V |  |
|  | At 3 V power supply | Vcc5 | Vcc3-0.3 | Vss +6.5 | V | *1 |
|  |  | Vcc3 | Vss-0.3 | Vss +3.6 | V | *1 |
| Analog supply voltage |  | AVcc | Vss-0.3 | Vss +3.6 | V | *2 |
| Analog reference voltage |  | AVRH | Vss-0.3 | Vss +3.6 | V | *2 |
| Analog pin input voltage |  | VIA | Vss-0.3 | AVcc +0.3 | V |  |
| Input voltage |  | VI | Vss-0.3 | Vcc5 +0.3 | V |  |
| Output voltage |  | Vo | Vss-0.3 | Vcc5 +0.3 | V |  |
| "L" level maximum output current |  | loL | - | 10 | mA | *3 |
| "L" level average output current |  | lolav | - | 4 | mA | *4 |
| "L" level maximum total output current |  | Elo | - | 100 | mA |  |
| "L" level average total output current |  | Elolav | - | 50 | mA | *5 |
| "H" level maximum output current |  | Іон | - | -10 | mA | *3 |
| "H" level average output current |  | lohav | - | -4 | mA | *4 |
| "H" level maximum total output current |  | Гloh | - | -50 | mA |  |
| "H" level average total output current |  | Elohav | - | -20 | mA | *5 |
| Power consumption |  | Pd | - | 500 | mW |  |
| Operating temperature |  | TA | -40 | +70 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature |  | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: Vcc5 must not be less than $\mathrm{V}_{\mathrm{ss}}-0.3 \mathrm{~V}$.
*2: Care must be taken that $A V_{c c}$ and $A V R H$ do not exceed $\mathrm{V}_{c c} 5+0.3 \mathrm{~V}$ and $\mathrm{V} s \mathrm{~s}+3.6 \mathrm{~V}$. Also care must be taken that AVRH does not exceed $A V c c$.
*3: Maximum output current is a peak current value measured at a corresponding pin.
*4: Average output current is an average current for a 100 ms period at a corresponding pin.
*5: Average total output current is an average current for a 100 ms period for all corresponding pins.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB91101/MB91101A

## 2. Recommended Operating Conditions

(1) At 5 V operation ( 4.5 V to 5.5 V )
$(\mathrm{V} s \mathrm{~s}=\mathrm{AV} \mathrm{ss}=0.0 \mathrm{~V})$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Power supply voltage | Vcc5 | 4.5 | 5.5 | V | Normal operation |
|  | Vcc5 | *1 | *1 | V | Retaining the RAM state in stop mode |
|  | Vcc3 | - | - | V | *2 |
| Analog supply voltage | AV ${ }_{\text {cc }}$ | Vss +2.7 | Vss +3.6 | V |  |
| Analog reference voltage | AVRH | Vss - 0.3 | AVcc | V |  |
| Operating temperature | TA | -40 | +70 | ${ }^{\circ} \mathrm{C}$ |  |
| Smoothing capacitor | Cs | 0.1 | 1.0 | $\mu \mathrm{F}$ | Vcc3 pin, *3 |

*1: At Vcc5, the RAM state holding is not warranted in stop mode.
*2: Vcc 3 is used for the bypass capacitor pin.
*3: Use the ceramic capacitor or the capacitor whose frequency characteristic is equivalent to that of the ceramic capacitor.
And select the larger capacity bypass capacitor to connect to the power supply $\left(\mathrm{V}_{\mathrm{cc}} 5\right)$ than Cs .
(2) At 3 V operation (2.7 V to 3.6 V )
$\left(\mathrm{V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{ss}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Power supply voltage | Vcc5 | 2.7 | 3.6 | V | Normal operation |
|  | Vcc5 | 2.7 | 3.6 | V | Retaining the RAM state in stop mode |
|  | Vcc3 | 2.7 | 3.6 | V | * |
| Analog power supply voltage | AV ${ }_{\text {cc }}$ | Vss +2.7 | Vss +3.6 | V |  |
| Analog reference voltage | AVRH | AVss | $\mathrm{AV}_{\mathrm{cc}}$ | V |  |
| Operating temperature | $\mathrm{T}_{\text {A }}$ | -40 | +70 | ${ }^{\circ} \mathrm{C}$ |  |

*: Connect to Vcc5 for the power supply pin.


## MB91101/MB91101A



Notes: • When using PLL, the external clock must be used between 10.0 MHz and 12.5 MHz .

- PLL oscillation stabilizing period > $100 \mu \mathrm{~s}$
- The setting of internal clock must be within above ranges.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB91101/MB91101A

## 3. DC Characteristics

$\left(\mathrm{V} \mathrm{co} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}\right.$ ss $=\mathrm{AV} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\left(\mathrm{V} \mathrm{cc} 5=\mathrm{V} \mathrm{cc} 3=2.7 \mathrm{~V}\right.$ to 3.6 V , $\mathrm{V} \mathrm{ss}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| "H" level input voltage | $\mathrm{V}_{\text {H }}$ | Input pin except for hysteresis input | - | $0.65 \times \mathrm{Vcc} 3$ | - | Vcc5 +0.3 | V | * |
|  | V ${ }_{\text {ня }}$ | $\overline{\mathrm{HST}}, \overline{\mathrm{NM}}$, RST, <br> PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7 | - | $0.8 \times \mathrm{Vcc} 3$ | - | V cc5 +0.3 | V | Hysteresis input * |
| "L" level input voltage | VIL | Input other than following symbols | - | Vss - 0.3 | - | $0.25 \times \mathrm{Vcc} 3$ | V | * |
|  | Vııs | $\overline{\mathrm{HST}}, \overline{\mathrm{NMI}}$, RST, <br> PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7 | - | Vss - 0.3 | - | $0.2 \times \mathrm{Vcc} 3$ | V | Hysteresis input * |
| "H" level output voltage | Vон | D16 to D31, <br> A00 to A24, <br> P60 to P67, <br> P80 to P82, <br> P85, <br> PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7 CS0, WR0 | $\begin{gathered} \mathrm{Vcc5}=4.5 \mathrm{~V} \\ \mathrm{loH}=-4.0 \mathrm{~mA} \end{gathered}$ | Vcc5-0.5 | - | - |  |  |
|  |  |  | $\begin{gathered} \mathrm{Vcc} 5=\mathrm{V} \mathrm{cc} 3=2.7 \mathrm{~V} \\ \mathrm{loH}=-4.0 \mathrm{~mA} \end{gathered}$ | Vcc5-0.8 | - | - | V |  |
| "L" level output voltage | Voı | D16 to D31, A00 to A24, P60 to P67, P80 to P82, P85, <br> PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7 CSO, WRO | $\begin{aligned} & \mathrm{V} c \mathrm{C} 5=4.5 \mathrm{~V} \\ & \mathrm{loL}=4.0 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 |  |  |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc} 5} 5=\mathrm{V}_{\mathrm{cc} 3}=2.7 \mathrm{~V} \\ \mathrm{loL}=4.0 \mathrm{~mA} \end{gathered}$ | - | - | 0.6 | V |  |
| Input leakage current (High-Z output leakage current) | l L | D16 to D31, A00 to A23, P80 to P82, P85, <br> PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7 | $\begin{gathered} \mathrm{V}_{\mathrm{cc} 5}=5.5 \mathrm{~V} \\ 0.45 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{c c} \end{gathered}$ | -5 | - | +5 |  |  |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}} 5=\mathrm{V}_{c \mathrm{c} 3}=3.6 \mathrm{~V} \\ 0.45 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{cc}} \end{gathered}$ | -5 | - | +5 | $\mu \mathrm{A}$ |  |

(Continued)
(Continued)

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Pull-up resistance | Rpull | RST | $\begin{aligned} & V_{\operatorname{coc} 5=5.5 \mathrm{~V}} \\ & \mathrm{~V}_{\mathrm{I}}=0.45 \mathrm{~V} \end{aligned}$ | 25 | 50 | 100 | $\mathrm{k} \Omega$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc} 5}=\mathrm{V}_{\mathrm{cc}} 3=3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I}}=0.45 \mathrm{~V} \end{aligned}$ | 60 | 125 | 250 |  |  |
| Power supply current | Icc | Vcc5, Vcc3 | $\begin{aligned} & \mathrm{F}_{\mathrm{c}}=12.5 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{c} 5} 5=5.5 \mathrm{~V} \end{aligned}$ | - | 75 | 100 | mA | (4 multiplication) Operationa 50 MHz |
|  |  |  | $\begin{aligned} & \mathrm{Fc}=12.5 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc} 5}=\mathrm{V} \mathrm{cc} 3=3.6 \mathrm{~V} \end{aligned}$ | - | 75 | 100 |  |  |
|  | Iccs | Vcc5, Vcc3 | $\begin{aligned} & \mathrm{F}_{\mathrm{c}}=12.5 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc} 5}=5.5 \mathrm{~V} \end{aligned}$ | - | 40 | 60 | mA | Sleep mode |
|  |  |  | $\begin{aligned} & \mathrm{Fc}=12.5 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{c} 5} 5=\mathrm{V}_{\mathrm{cc} 3}=3.6 \mathrm{~V} \end{aligned}$ | - | 40 | 60 |  |  |
|  | Icch | Vcc5, Vcc3 | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V} \mathrm{c} 5=5.5 \mathrm{~V} \end{aligned}$ | - | 10 | 100 | $\mu \mathrm{A}$ | Stop mode |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V} c \mathrm{c} 5=\mathrm{V}_{\mathrm{c}} 3=3.6 \mathrm{~V} \end{aligned}$ | - | 10 | 100 |  |  |
| Input capacitance | Cin | Except for V cc5, Vcc3, AV cc , AVss, Vss | - | - | 10 | - | pF |  |

*: Vcc3 $=3.3 \pm 0.2 \mathrm{~V}$ (internal regulator output voltage) when using 5 V power supply, $\mathrm{V} c \mathrm{c} 3=$ power supply voltage when using 3 V power supply (internal regulator unused).

## MB91101/MB91101A

## 4. AC Characteristics

## Measurement Conditions

- Vcc5 = $5.0 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| "H" level input voltage | $\mathrm{V}_{\mathrm{H}}$ | - | 2.4 | - | V |  |
| " L " level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | - | V |  |
| "H" level output voltage | $\mathrm{V}_{\text {OH }}$ | - | 2.4 | - | V |  |
| " L " level output voltage | VoL | - | 0.8 | - | V |  |



- $\mathrm{Vcc} 5=\mathrm{Vcc} 3=2.7 \mathrm{~V}$ to 3.6 V

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| "H" level input voltage | $\mathrm{V}_{\mathrm{H}}$ | - | $1 / 2 \times \mathrm{V}_{\mathrm{cc}} 3$ | - | V |  |
| "L" level input voltage | $\mathrm{V}_{\mathrm{L}}$ | - | $1 / 2 \times \mathrm{V}_{\mathrm{cc} 3}$ | - | V |  |
| "H" level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | - | $1 / 2 \times \mathrm{V}_{\mathrm{Cc}} 3$ | - | V |  |
| "L" level output voltage | $\mathrm{VoL}_{\mathrm{O}}$ | - | $1 / 2 \times \mathrm{V}_{\mathrm{cc} 3}$ | - | V |  |



- Load conditions

Output pin

$$
=\begin{aligned}
& \mathrm{C}=50 \mathrm{pF} \\
& \pi \mathrm{~V} \quad(\mathrm{VCc}=5.0 \mathrm{~V} \pm 10 \%)
\end{aligned}
$$

## MB91101/MB91101A

- Load capacitance - Delay characteristics (Output delay with reference to the internal)



## MB91101/MB91101A

(1) Clock Timing Rating
$\left(\mathrm{V} c \mathrm{c} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\left(\mathrm{Vcc5}=\mathrm{V} \mathrm{cc} 3=2.7 \mathrm{~V}\right.$ to 3.6 V , $\mathrm{V} s \mathrm{ss}=\mathrm{AVss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Clock frequency | fc | X0, X1 | When using PLL | 10 | 12.5 | MHz |  |
|  | $\mathrm{fc}_{0}$ | X0, X1 | Self-oscillation (divide-by-2 input) | 10 | 25 | MHz |  |
|  | fc | X0, X1 | External clock (divide-by-2 input) | 10 | 25 | MHz |  |
| Clock cycle time | tc | X0, X1 | When using PLL | 80 | 100 | ns |  |
|  | tc | X0, X1 | - | 40 | 100 | ns |  |
| Input clock pulse width | $\begin{aligned} & \text { Pwh, } \\ & \text { PwL } \end{aligned}$ | $\mathrm{X0} 0 \mathrm{X} 1$ | - | 25 | - | ns | Input to X0 <br> only, when <br> using 5 V <br> power supply |
|  | $\begin{aligned} & \begin{array}{l} \text { Pwн, } \\ \mathrm{P}_{\mathrm{wLL}} \end{array} \end{aligned}$ | $\mathrm{X0} 0 \mathrm{X} 1$ |  | 10 | - | ns | $\begin{aligned} & \text { Input to X0, } \\ & \text { X1 } \end{aligned}$ |
| Input clock rising/falling time | $\begin{aligned} & \mathrm{tcR}, \\ & \mathrm{tcF} \end{aligned}$ | $\mathrm{X0} 0 \mathrm{X} 1$ |  | - | 8 | ns | ( $\mathrm{CcR}+\mathrm{tcF}$ ) |
| Internal operating clock frequency | fcP | - | CPU system | 0.625*1 | 50 | MHz |  |
|  | fCPB | - | Bus system | 0.625*1 | 25*2 | MHz |  |
|  | fCPP | - | Peripheral system | 0.625*1 | 25 | MHz |  |
| Internal operating clock cycle time | tcp | - | CPU system | 20 | 1600*1 | ns |  |
|  | tcpb | - | Bus system | $40^{* 2}$ | 1600** | ns |  |
|  | tcpp | - | Peripheral system | 40 | 1600** | ns |  |

*1: These values are for a minimum clock of 10 MHz input to X 0 , a divide-by- 2 system of the source oscillation and a $1 / 8$ gear.
*2: Values when using the doubler and CPU operation at 50 MHz .

## - Clock timing rating measurement conditions



## MB91101/MB91101A

(2) Clock Output Timing
$\left(\mathrm{V}_{\mathrm{cc}} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\left(\mathrm{Vcc5}=\mathrm{V} \mathrm{cc} 3=2.7 \mathrm{~V}\right.$ to 3.6 V , V ss $=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Cycle time | toyc | CLK | - | tcp | - | ns | *1 |
|  | toyc | CLK | Using the doubler | tcpb | - | ns |  |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | tchcı | CLK | - | 1/2 $\times$ torc - 10 | $1 / 2 \times$ tcrc +10 | ns | *2 |
| CLK $\downarrow \rightarrow$ CLK $\uparrow$ | tolch | CLK |  | $1 / 2 \times$ tovc -10 | $1 / 2 \times$ torc +10 | ns | *3 |

tcp, tcps (internal operating clock cycle time): Refer to "(1) Clock Timing Rating."
*1: tovc is a frequency for 1 clock cycle including a gear cycle.
Use the doubler when CPU frequency is above 25 MHz .
*2: Rating at a gear cycle of $\times 1$.
When a gear cycle of $1 / 2,1 / 4,1 / 8$ is selected, substitute " $n$ " in the following equations with $1 / 2,1 / 4,1 / 8$, respectively.

$$
\begin{aligned}
& \operatorname{Min}:(1-n / 2) \times \operatorname{tcyc}-10 \\
& \text { Max }:(1-n / 2) \times \operatorname{tcyc}+10
\end{aligned}
$$

Select a gear cycle of $\times 1$ when using the doubler.
*3: Rating at a gear cycle of $\times 1$.
When a gear cycle of $1 / 2,1 / 4,1 / 8$ is selected, substitute " $n$ " in the following equations with $1 / 2,1 / 4,1 / 8$, respectively.

```
Min : n/2 }\times\textrm{tcyc}-1
Max: n/2 < tcyc + 10
```

Select a gear cycle of $\times 1$ when using the doubler.


## MB91101/MB91101A

The relation between the input waveform of source oscillation and the output waveform of CLK pin for configured by CHC/CCK1/CCK0 settings of GCR (gear control register) is as follows:
However, in this chart source oscillation input means X0 input clock.


## MB91101/MB91101A

## - Ceramic oscillator applications



Recommended circuit (3 contacts)


* : Murata Mfg. Co., Ltd.


## - Discreet type

| Oscillation frequency [MHz] | Model | Load capacitance $\mathrm{C}_{1}=\mathrm{C}_{2}[\mathrm{pF}]$ | Power supply voltage $\mathrm{V}_{\mathrm{cc} 5}[\mathrm{~V}]$ |
| :---: | :---: | :---: | :---: |
| 5.00 to 6.30 | CSA $\square \square \square \mathrm{MG}$ | 30 | 2.9 to 5.5 |
|  | CST $\square \square$ MGW | (30) |  |
|  | CSA $\square \square \square \mathrm{MG} 093$ | 30 | 2.7 to 5.5 |
|  | CST $\square \square \square$ MGW093 | (30) |  |
| 6.31 to 10.0 | CSA $\square \square \square \mathrm{MTZ}$ | 30 | 2.9 to 5.5 |
|  | CST $\square \square \square$ MTW | (30) |  |
|  | CSA $\square \square$ MTZ093 | 30 | 2.7 to 5.5 |
|  | CST $\square \square \square$ MTW093 | (30) |  |
| 10.1 to 13.0 | CSA $\square \square \square \mathrm{MTZ}$ | 30 | 3.0 to 5.5 |
|  | CST $\square \square \square$ MTW | (30) |  |
|  | CSA $\square \square \square$ MTZ093 | 30 | 2.9 to 5.5 |
|  | CST $\square \square \square$ MTW093 | (30) |  |
| 13.01 to 15.00 | CSA $\square \square \square \square \mathrm{MXZ040}$ | 15 | 3.2 to 5.5 |
|  | CST $\square \square \square$ MXW0C3 | (15) |  |

(): $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ internally connected 3 contacts type.

## MB91101/MB91101A

(3) Reset/Hardware Standby Input Ratings
$\left(\mathrm{V}_{\mathrm{cc}} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Reset input time | trstL | RST | - | tcp $\times 5$ | - | ns |  |
| Hardware standby input time | thstL | $\overline{\text { HST }}$ |  | tcp $\times 5$ | - | ns |  |

tcp (internal operating clock cycle time): Refer to "(1) Clock Timing Rating."


## MB91101/MB91101A

(4) Power on Supply Specifications (Power-on Reset)
$\left(\mathrm{V}_{\mathrm{cc}} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
$\left(\mathrm{Vcc5}=\mathrm{V} \mathrm{cc} 3=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{ss}=\mathrm{AVss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Power supply rising time | $\mathrm{t}_{\mathrm{R}}$ | Vcc | $\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V}$ | 50 | - | $\mu \mathrm{s}$ | * |
|  | $\mathrm{tr}_{\text {R }}$ | Vcc |  | - | 30 | ms | * |
|  | $\mathrm{tr}_{\mathrm{R}}$ | Vcc | $\mathrm{Vcc}=3.0 / 3.3 \mathrm{~V}$ | 50 | - | $\mu \mathrm{s}$ | * |
|  | $\mathrm{t}_{\mathrm{R}}$ | Vcc |  | - | 18 | ms | * |
| Power supply shut off time | toff | Vcc | - | 1 | - | ms | Repeated operations |

tc (clock cycle time): Refer to "(1) Clock Timing Rating."
*: Vcc < 0.2 V before the power supply rising


## MB91101/MB91101A

(5) Normal Bus Access Read/Write Operation
$\left(\mathrm{V} c \mathrm{c} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\left(\mathrm{V} \mathrm{cc} 5=\mathrm{V} \mathrm{cc} 3=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{ss}=\mathrm{AVss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| $\overline{\mathrm{CS} 0}$ to $\overline{\mathrm{CS5}}$ delay time | tchcst | $\frac{\mathrm{CLK},}{\mathrm{CSO}} \text { to } \overline{\mathrm{CS5}}$ | - | - | 15 | ns |  |
|  | tchCsh | $\frac{\text { CLK, }}{\mathrm{CSO} \text { to } \overline{\mathrm{CS5}}}$ |  | - | 15 | ns |  |
| Address delay time | tchav | $\begin{aligned} & \text { CLK, } \\ & \text { A24 to A00 } \end{aligned}$ |  | - | 15 | ns |  |
| Data delay time | tchov | CLK, <br> D31 to D16 |  | - | 15 | ns |  |
| $\overline{\mathrm{RD}}$ delay time | tclat | CLK, $\overline{\mathrm{RD}}$ |  | - | 6 | ns |  |
|  | tclrh | CLK, $\overline{\mathrm{RD}}$ |  | - | 6 | ns |  |
| $\overline{\text { WRO, }}$ WR1 delay time | tclw | $\frac{\text { CLK, }}{\text { WRO, }} \overline{\text { WR1 }}$ |  | - | 6 | ns |  |
|  | tclwh | CLK, WRO, WR1 |  | - | 6 | ns |  |
| Valid address $\rightarrow$ valid data input time | tavdv | A24 to A00, D31 to D16 |  | - | $\begin{gathered} 3 / 2 \times \text { tcrc } \\ -25 \end{gathered}$ | ns | $\begin{aligned} & { }^{*} 1 \\ & { }^{2} \end{aligned}$ |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ valid data input time | trldv | $\overline{\mathrm{RD}}$, D31 to D16 |  | - | tcyc - 10 | ns | *1 |
| Data set up $\rightarrow \overline{\mathrm{RD}} \uparrow$ time | tosrh | $\overline{\mathrm{RD}}$, D31 to D16 |  | 10 | - | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ data hold time | trhox | $\overline{\mathrm{RD}}$, D31 to D16 |  | 0 | - | ns |  |

tovc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."
*1:When bus timing is delayed by automatic wait insertion or RDY input, add (tcrc $\times$ extended cycle number for delay) to this rating.
*2: Rating at a gear cycle of $\times 1$.
When a gear cycle of $1 / 2,1 / 4,1 / 8$ is selected, substitute " $n$ " in the following equation with $1 / 2,1 / 4,1 / 8$, respectively.
Equation: $(2-\mathrm{n} / 2) \times \mathrm{tcyc}-25$

## MB91101/MB91101A



## MB91101/MB91101A

(6) Ready Input Timing
$\left(\mathrm{V} \operatorname{cc} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\left(\mathrm{V} \mathrm{cc} 5=\mathrm{V} \mathrm{cc} 3=2.7 \mathrm{~V}\right.$ to 3.6 V , $\mathrm{V} \mathrm{ss}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| RDY set up time $\rightarrow$ CLK $\downarrow$ | trovs | RDY, CLK | - | 15 | - | ns |  |
| CLK $\downarrow \rightarrow$ RDY hold time | troym | RDY, CLK |  | 0 | - | ns |  |



## MB91101/MB91101A

(7) Hold Timing
$\left(\mathrm{V} c \mathrm{c} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| $\overline{\text { BGRNT }}$ delay time | tchbgl | CLK, BGRNT | - | - | 6 | ns |  |
|  | tchbar | CLK, BGRNT |  | - | 6 | ns |  |
| Pin floating $\rightarrow \overline{\text { BGRNT }} \downarrow$ time | txhaL | BGRNT |  | torc - 10 | tcrc +10 | ns |  |
| $\overline{\text { BGRNT }} \uparrow \rightarrow$ pin valid time | thahv | BGRNT |  | tovc - 10 | tcyc +10 | ns |  |

tcrc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."
Note : There is a delay time of more than 1 cycle from BRQ input to $\overline{\text { BGRNT }}$ change.


## MB91101/MB91101A

(8) Normal DRAM Mode Read/Write Cycle

$$
\left(\mathrm{Vcc} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V} s \mathrm{ss}=\mathrm{AVss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| RAS delay time | tclrah | CLK, RAS0, RAS1 | - | - | 6 | ns |  |
|  | tchral | CLK, RAS0, RAS1 |  | - | 6 | ns |  |
| CAS delay time | tclcasl | $\begin{aligned} & \text { CLK, CS0H, CS0L, } \\ & \text { CS1H, CS1L } \end{aligned}$ |  | - | 6 | ns |  |
|  | tclcash | $\begin{aligned} & \text { CLK, CS0H, CS0L, } \\ & \text { CS1H, CS1L } \end{aligned}$ |  | - | 6 | ns |  |
| ROW address delay time | tchrav | $\begin{aligned} & \text { CLK, } \\ & \text { A24 to A00 } \end{aligned}$ |  | - | 15 | ns |  |
| COLUMN address delay time | tchcav | $\begin{aligned} & \text { CLK, } \\ & \text { A24 to A00 } \end{aligned}$ |  | - | 15 | ns |  |
| $\overline{\text { DW }}$ delay time | tchow | CLK, DW0, DW1 |  | - | 15 | ns |  |
|  | tchown | CLK, $\overline{\text { DW0 }}$, $\overline{\text { DW1 }}$ |  | - | 15 | ns |  |
| Output data delay time | tchov1 | $\begin{aligned} & \text { CLK, } \\ & \text { D31 to D16 } \end{aligned}$ |  | - | 15 | ns |  |
| RAS $\downarrow \rightarrow$ valid data input time | trlov | RAS0, RAS1, D31 to D16 |  | - | $\begin{gathered} 5 / 2 \times \text { tcyc } \\ -16 \end{gathered}$ | ns | $\begin{aligned} & { }^{* 1} 1 \\ & { }^{2} 2 \end{aligned}$ |
| CAS $\downarrow \rightarrow$ valid data input time | tclov | $\begin{aligned} & \text { CS0H, CS0L, CS1H, } \\ & \text { CS1L, D31 to D16 } \end{aligned}$ |  | - | tcyc - 17 | ns | *1 |
| CAS $\uparrow \rightarrow$ data hold time | tcadh | $\begin{aligned} & \text { CS0H, CS0L, CS1H, } \\ & \text { CS1L, D31 to D16 } \end{aligned}$ |  | 0 | - | ns |  |

tcrc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."
*1: When Q1 cycle or Q4 cycle is extended for 1 cycle, add tocc time to this rating.
*2: Rating at a gear cycle of $\times 1$.
When a gear cycle of $1 / 2,1 / 4,1 / 8$ is selected, substitute " $n$ " in the following equation with $1 / 2,1 / 4,1 / 8$, respectively.
Equation: $(3-n / 2) \times \operatorname{tcyc}-16$

## MB91101/MB91101A



## MB91101/MB91101A

(9) Normal DRAM Mode Fast Page Read/Write Cycle
$\left(\mathrm{Vcc} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V} s \mathrm{AV}=\mathrm{As}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\left(\mathrm{Vcc} 5=\mathrm{Vcc} 3=2.7 \mathrm{~V}\right.$ to 3.6 V , $\mathrm{V} \mathrm{ss}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| RAS delay time | tclrah | CLK, RASO, RAS1 |  | - | 6 | ns |  |
| CAS delay time | tclcasl | CLK, CSOH, CSOL, CS1H, CS1L |  | - | 6 | ns |  |
|  | tclcash | $\begin{aligned} & \text { CLK, CSOH, CSOL, } \\ & \text { CS1H, CS1L } \end{aligned}$ |  | - | 6 | ns |  |
| COLUMN address delay time | tchcav | CLK, <br> A24 to A00 |  | - | 15 | ns |  |
| $\overline{\overline{D W}}$ delay time | tchown | CLK, DW0, DW1 |  | - | 15 | ns |  |
| Output data delay time | tchov1 | CLK, <br> D31 to D16 |  | - | 15 | ns |  |
| CAS $\downarrow \rightarrow$ valid data input time | tclov | $\begin{aligned} & \text { CS0H, CS0L, CS1H, } \\ & \text { CS1L,D31 to D16 } \end{aligned}$ |  | - | tcyc - 17 | ns | * |
| CAS $\uparrow \rightarrow$ data hold time | tcadh | $\begin{aligned} & \text { CS0H, CS0L, CS1H, } \\ & \text { CS1L, D31 to D16 } \end{aligned}$ |  | 0 | - | ns |  |

tcrc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."
*: When Q4 cycle is extended for 1 cycle, add torc time to this rating.

## MB91101/MB91101A



## MB91101/MB91101A

(10) Single DRAM Timing
$\left(\mathrm{V} \mathrm{cc} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V} s \mathrm{AV}=\mathrm{Ass}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\left(\mathrm{V}_{\mathrm{cc}} 5=\mathrm{V} \mathrm{Vc} 3=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| RAS delay time | tcleah2 | CLK, RAS0, RAS1 | - | - | 6 | ns |  |
|  | tchral2 | CLK, RAS0, RAS1 |  |  | 6 | ns |  |
| CAS delay time | tcheasl2 | $\begin{aligned} & \text { CLK, CSOH, CS0L, } \\ & \text { CS1H, CS1L } \end{aligned}$ |  | - | $\mathrm{n} / 2 \times$ toyc | ns |  |
|  | tchCash2 | CLK, CSOH, CSOL, CS1H, CS1L |  | - | 6 | ns |  |
| ROW address delay time | tchravz | $\begin{aligned} & \text { CLK, } \\ & \text { A24 to A00 } \end{aligned}$ |  | - | 15 | ns |  |
| COLUMN address delay time | tchcav2 | $\begin{aligned} & \text { CLK, } \\ & \text { A24 to A00 } \end{aligned}$ |  | - | 15 | ns |  |
| $\overline{\text { DW }}$ delay time | tchowl2 | CLK, DW0, DW1 |  | - | 15 | ns |  |
|  | tchowhz | CLK, $\overline{\text { DW0, }}$ DW1 |  | - | 15 | ns |  |
| Output data delay time | tchov2 | $\begin{aligned} & \text { CLK, } \\ & \text { D31 to D16 } \end{aligned}$ |  | - | 15 | ns |  |
| CAS $\downarrow \rightarrow$ Valid data input time | tclov2 | $\begin{aligned} & \text { CS0H, CSOL, CS1H, } \\ & \text { CS1L, D31 to D16 } \end{aligned}$ |  | - | $\begin{gathered} (1-\mathrm{n} / 2) \times \\ \mathrm{tcyc}-17 \end{gathered}$ | ns |  |
| CAS $\uparrow \rightarrow$ data hold time | tcADH2 | $\begin{aligned} & \text { CS0H, CS0L, CS1H, } \\ & \text { CS1L, D31 to D16 } \end{aligned}$ |  | 0 | - | ns |  |

tcrc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

## MB91101/MB91101A



## MB91101/MB91101A

(11) Hyper DRAM Timing
$\left(\mathrm{V}_{\mathrm{cc}} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\left(\mathrm{V} \mathrm{Cc} 5=\mathrm{V} \mathrm{Cc} 3=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| RAS delay time | tclaah3 | CLK, RAS0, RAS1 | - | - | 6 | ns |  |
|  | tchralz | CLK, RAS0, RAS1 |  | - | 6 | ns |  |
| CAS delay time | tchcast3 | $\begin{aligned} & \text { CLK, CSOH, CS0L, } \\ & \text { CS1H, CS1L } \end{aligned}$ |  | - | $\mathrm{n} / 2 \times$ tcyc | ns |  |
|  | tchCASH3 | $\begin{aligned} & \text { CLK, CSOH, CS0L, } \\ & \text { CS1H, CS1L } \end{aligned}$ |  | - | 6 | ns |  |
| ROW address delay time | tchrav3 | $\begin{aligned} & \text { CLK, } \\ & \text { A24 to A00 } \end{aligned}$ |  | - | 15 | ns |  |
| COLUMN address delay time | tchcav3 | $\begin{aligned} & \text { CLK, } \\ & \text { A24 to A00 } \end{aligned}$ |  | - | 15 | ns |  |
| $\overline{\mathrm{RD}}$ delay time | tchrl3 | CLK, $\overline{\mathrm{RD}}$ |  | - | 15 | ns |  |
|  | tснrнз | CLK, $\overline{\mathrm{RD}}$ |  | - | 15 | ns |  |
|  | tclat3 | CLK, $\overline{\mathrm{RD}}$ |  | - | 15 | ns |  |
| $\overline{\text { DW }}$ delay time | tchowL3 | CLK, $\overline{\text { DW0, }}$, $\overline{\text { W }} 1$ |  | - | 15 | ns |  |
|  | tchowh | CLK, $\overline{\text { DW0, }}$, $\overline{\text { W } 1}$ |  | - | 15 | ns |  |
| Output data delay time | tchov3 | CLK, <br> D31 to D16 |  | - | 15 | ns |  |
| CAS $\downarrow \rightarrow$ valid data input time | tclov3 | $\begin{aligned} & \text { CS0H, CS0L, CS1H, } \\ & \text { CS1L, D31 to D16 } \end{aligned}$ |  | - | tcrc - 17 | ns |  |
| CAS $\downarrow \rightarrow$ data hold time | tcadr | $\begin{aligned} & \text { CS0H, CSOL, CS1H, } \\ & \text { CS1L, D31 to D16 } \end{aligned}$ |  | 0 | - | ns |  |

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

## MB91101/MB91101A



## MB91101/MB91101A

(12) CBR Refresh
$\left(\mathrm{V} \operatorname{cc} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| RAS delay time | tclaah | CLK, RAS0, RAS1 | - | - | 6 | ns |  |
|  | tchral | CLK, RAS0, RAS1 |  | - | 6 | ns |  |
| CAS delay time | tclcasl | CLK, CSOH, CSOL, CS1H, CS1L |  | - | 6 | ns |  |
|  | tclcash | $\begin{aligned} & \text { CLK, CS0H, CS0L, } \\ & \text { CS1H, CS1L } \end{aligned}$ |  | - | 6 | ns |  |



## MB91101/MB91101A

(13) Self Refresh
$\left(\mathrm{V} c \mathrm{c} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$ $\left(\mathrm{Vcc5}=\mathrm{V} \mathrm{cc} 3=2.7 \mathrm{~V}\right.$ to 3.6 V , $\mathrm{Vss}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| RAS delay time | tclrah | CLK, RAS0, RAS1 | - | - | 6 | ns |  |
|  | tchral | CLK, RAS0, RAS1 |  | - | 6 | ns |  |
| CAS delay time | tclcasl | CLK, CSOH, CSOL, CS1H, CS1L |  | - | 6 | ns |  |
|  | tclcash | $\begin{aligned} & \text { CLK, CSOH, CS0L, } \\ & \text { CS1H, CS1L } \end{aligned}$ |  | - | 6 | ns |  |



## MB91101/MB91101A

(14) UART Timing
$\left(\mathrm{Vcc} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\text {ss }}=\mathrm{AV}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\left(\mathrm{V}_{\mathrm{cc}} 5=\mathrm{V} \mathrm{Vc} 3=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Serial clock cycle time | tscyc | - | Internal shift clock mode | $8 \times$ tcycp | - | ns |  |
| SCLK $\downarrow \rightarrow$ SCLK $\uparrow$ | tsclch | - |  | $4 \times$ tcycp -10 | $4 \times$ tcycp +10 | ns |  |
| SCLK $\uparrow \rightarrow$ SCLK $\downarrow$ | tschcl | - |  | $4 \times$ tcycp -10 | $4 \times$ tcycp +10 | ns |  |
| SCLK $\downarrow \rightarrow$ SOUT delay time | tsıov | - |  | -80 | +80 | ns |  |
| Valid SIN $\rightarrow$ SCLK $\uparrow$ | tivs | - |  | 100 | - | ns |  |
| SCLK $\uparrow \rightarrow$ valid SIN hold time | tshix | - |  | 60 | - | ns |  |
| Serial clock "H" pulse width | tshsL | - | External shift clock mode | $4 \times$ tcycp | - | ns |  |
| Serial clock "L" pulse width | tsısh | - |  | $4 \times$ tcycp | - | ns |  |
| SCLK $\downarrow \rightarrow$ SOUT delay time | tstov | - |  | - | 150 | ns |  |
| Valid SIN $\rightarrow$ SCLK $\uparrow$ | tvs | - |  | 60 | - | ns |  |
| SCLK $\uparrow \rightarrow$ valid SIN hold time | tshix | - |  | 60 | - | ns |  |

tcycp: A cycle time of peripheral system clock
Note : This rating is for AC characteristics in CLK synchronous mode.

- Internal shift clock mode

- External shift clock mode



## MB91101/MB91101A

(15) Trigger System Input Timing
$\left(\mathrm{V} c \mathrm{c} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\text {ss }}=\mathrm{AV}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | $\begin{array}{r} \left(\mathrm{V}_{\mathrm{cc}} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right) \\ \left(\mathrm{V}_{\mathrm{cc} 5}=\mathrm{V} \mathrm{Cc} 3=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right) \end{array}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Pin name | Condition | Value |  | Unit | Remarks |
|  |  |  |  | Min | Max |  |  |
| A/D start trigger input time | ttrgh, ttrgl | $\overline{\text { ATG }}$ | - | $5 \times$ tcycp | - | ns |  |
| PWM external trigger input time | ttrgh, ttrgl | TRG0 to TRG3 |  | $5 \times$ tcycp | - | ns |  |

tcycp: A cycle time of peripheral system clock
$\overline{A T G}$
TRG0 to TRG3


## MB91101/MB91101A

(16) DMA Controller Timing
$\left(\mathrm{Vcc} 5=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V} s \mathrm{AV}=\mathrm{As}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
$\left(\mathrm{Vcc5}=\mathrm{V} \mathrm{cc} 3=2.7 \mathrm{~V}\right.$ to 3.6 V , V ss $=\mathrm{AV} \mathrm{Vs}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| DREQ input pulse width | torwh | DREQ0 to DREQ2 | - | $2 \times$ tcyc | - | ns |  |
| DACK delay time (Normal bus) (Normal DRAM) | tcld | CLK, DACK0 to DACK2 |  | - | 6 | ns |  |
|  | tclor | CLK, DACK0 to DACK2 |  | - | 6 | ns |  |
| EOP delay time (Normal bus) (Normal DRAM) | tclel | CLK, EOP0 to EOP2 |  | - | 6 | ns |  |
|  | tcler | CLK, EOP0 to EOP2 |  | - | 6 | ns |  |
| DACK delay time (Single DRAM) | tchol | CLK, DACK0 to DACK2 |  | - | $\mathrm{n} / 2 \times$ tovc | ns |  |
| (Hyper DRAM) | tснон | CLK, DACK0 to DACK2 |  | - | 6 | ns |  |
| EOP delay time (Single DRAM) (Hyper DRAM) | tchel | CLK, EOP0 to EOP2 |  | - | $\mathrm{n} / 2 \times$ torc | ns |  |
|  | tснен | CLK, EOP0 to EOP2 |  | - | 6 | ns |  |

tcrc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."


## MB91101/MB91101A

## 5. A/D Converter Block Electrical Characteristics

$\left(\mathrm{AV} \mathrm{cc}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{AVRH}=2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Resolution | - | - | - | 10 | 10 | bit |
| Total error | - | - | - | - | $\pm 4.0$ | LSB |
| Linearity error | - | - | - | - | $\pm 3.5$ | LSB |
| Differentiation linearity error | - | - | - | - | $\pm 2.0$ | LSB |
| Zero transition voltage | Vot | AN0 to AN3 | -1.5 | +0.5 | +2.5 | LSB |
| Full-scale transition voltage | $V_{\text {fst }}$ | AN0 to AN3 | AVRH - 4.5 | AVRH - 1.5 | AVRH + 0.5 | LSB |
| Conversion time | - | - | 5.6 *1 | - | - | $\mu \mathrm{s}$ |
| Analog port input current | Iain | ANO to AN3 | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| Analog input voltage | Vain | AN0 to AN3 | AVss | - | AVRH | V |
| Reference voltage | - | AVRH | AVss | - | AV ${ }_{\text {cc }}$ | V |
| Power supply current | IA | AVcc | - | 4 | - | mA |
|  | ІАн | AVcc | - | - | 5 *2 | $\mu \mathrm{A}$ |
| Reference voltage supply current | IR | AVRH | - | 200 | - | $\mu \mathrm{A}$ |
|  | IRH | AVRH | - | - | 5 *2 | $\mu \mathrm{A}$ |
| Conversion variance between channels | - | ANO to AN3 | - | - | 4 | LSB |

*1: AV cc $=2.7 \mathrm{~V}$ to 3.6 V
*2 Current value for A/D converters not in operation, CPU stop mode ( $\mathrm{V} c \mathrm{cc}=\mathrm{AV} \mathrm{cc}=\mathrm{AVRH}=3.6 \mathrm{~V}$ )
Notes: • As the absolute value of AVRH decreases, relative error increases.

- Output impedance of external circuit of analog input under following conditions; Output impedance of external circuit < $10 \mathrm{k} \Omega$.
If output impedance of external circuit is too high, analog voltage sampling time may be too short for accurate sampling (sampling time is $5.6 \mu \mathrm{~s}$ for a machine clock of 25 MHz ).


## - Analog input circuit



Note: Listed values are for reference purposes only.

## MB91101/MB91101A

## 6. A/D Converter Glossary

- Resolution

The smallest change in analog voltage detected by A/D converter.

- Linearity error

A deviation of actual conversion characteristic from a line connecting the zero-traction point (between "00 0000 0000 " $\leftrightarrow$ " 0000000001 ") to the full-scale transition point (between "11 1111 1110" $\leftrightarrow " 1111111111$ ").

- Differential linearity error

A deviation of a step voltage for changing the LSB of output code from ideal input voltage.


## MB91101/MB91101A

- Total error

A difference between actual value and theoretical value. The overall error includes zero-transition error, fullscale transition error and linearity error.


## MB91101/MB91101A

## ■ REFERENCE DATA

(1) Operating frequency vs. Icc characteristics

(2) Vcc vs. Icc characteristics


## MB91101/MB91101A

■ ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB91101APFV | 100-pin Plastic LQFP <br> (FPT-100P-M05) |  |
| MB91101APF | 100-pin Plastic QFP |  |
| (FPT-100P-M06) |  |  |

## MB91101/MB91101A

## PACKAGE DIMENSIONS


(Continued)

## MB91101/MB91101A

(Continued)


## MB91101/MB91101A

## FUJITSU LIMITED

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.
The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.
Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.


[^0]:    *1:FPT-100P-M05
    *2: FPT-100P-M06

[^1]:    *1:FPT-100P-M05
    *2: FPT-100P-M06

[^2]:    *1:FPT-100P-M05
    *2: FPT-100P-M06

[^3]:    () :Access

    R/W :Readable and writable

