FUJITSU SEMICONDUCTOR
DATA SHEET

DS07-16301-4E

32-bit RISC Microcontroller

CMOS

FR30 MB91101 Series

MB91101/MB91101A

■ DESCRIPTION

The MB91101 and MB91101A are a standard single-chip microcontroller constructed around the 32-bit RISC CPU (FR* family) core with abundant I/O resources and bus control functions optimized for high-performance/high-speed CPU processing for embedded controller applications. To support the vast memory space accessed by the 32-bit CPU, the MB91101 and MB91101A normally operate in the external bus access mode and executes instructions on the internal 1 Kbyte cache memory and 2 Kbytes RAM for enhanced performance.

The MB91101 and MB91101A are optimized for applications requiring high-performance CPU processing such as navigation systems, high-performance FAXs and printer controllers.

*: FR Family stands for FUJITSU RISC controller.

■ FEATURES

FR CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- Operating clock frequency: Internal 50 MHz/external 25 MHz (PLL used at source oscillation 12.5 MHz)
- General purpose registers: 32 bits × 16
- 16-bit fixed length instructions (basic instructions), 1 instruction/1 cycle
- Memory to memory transfer, bit processing, barrel shifter processing: Optimized for embedded applications
- Function entrance/exit instructions, multiple load/store instructions of register contents, instruction systems supporting high level languages

(Continued)

■ PACKAGES

100-pin Plastic LQFP	100-pin Plastic QFP
	
(FPT-100P-M05)	(FPT-100P-M06)

FUJITSU

- Register interlock functions, efficient assembly language coding
- Branch instructions with delay slots: Reduced overhead time in branch executions
- Internal multiplier/supported at instruction level
  Signed 32-bit multiplication: 5 cycles
  Signed 16-bit multiplication: 3 cycles
- Interrupt (push PC and PS): 6 cycles, 16 priority levels

External bus interface

- Clock doubler: Internal 50 MHz, external bus 25 MHz operation
- 25-bit address bus (32 Mbytes memory space)
- 8/16-bit data bus
- Basic external bus cycle: 2 clock cycles
- Chip select outputs for setting down to a minimum memory block size of 64 Kbytes: 6
- Interface supported for various memory technologies
  DRAM interface (area 4 and 5)
- Automatic wait cycle insertion: Flexible setting, from 0 to 7 for each area
- Unused data/address pins can be configured as input/output ports.
- Little endian mode supported (Select 1 area from area 1 to 5)

DRAM interface

- 2 banks independent control (area 4 and 5)
- Normal mode (double CAS DRAM)/high-speed page mode (single CAS DRAM)/Hyper DRAM
- Basic bus cycle: Normally 5 cycles, 2-cycle access possible in high-speed page mode
- Programmable waveform: Automatic 1-cycle wait insertion to RAS and CAS cycles
- DRAM refresh
  CBR refresh (interval time configurable by 6-bit timer)
  Self-refresh mode
- Supports 8/9/10/12-bit column address width
- 2CAS/1WE, 2WE/1CAS selective

Cache memory

- 1-Kbyte instruction cache memory
- 32 block/way, 4 entry(4 word)/block
- 2 way set associative
- Lock function: For specific program code to be resident in cashe memory

DMA controller (DMAC)

- 8 channels
- Transfer incident/external pins/internal resource interrupt requests
- Transfer sequence: Step transfer/block transfer/burst transfer/continuous transfer
- Transfer data length: 8 bits/16 bits/32 bits selective
- NMI/interrupt request enables temporary stop operation.

UART

- 3 independent channels
- Full-duplex double buffer
- Data length: 7 bits to 9 bits (non-parity), 6 bits to 8 bits (parity)
- Asynchronous (start-stop system), CLK-synchronized communication selective
- Multi-processor mode
- Internal 16-bit timer (U-TIMER) operating as a proprietary baud rate generator: Generates any given baud rate
- External clock can be used as a transfer clock.
- Error detection: Parity, frame, overrun

(Continued)

(Continued)

10-bit A/D converter (successive approximation conversion type)
- 10-bit resolution, 4 channels
- Successive approximation type: Conversion time of 5.6 μs at 25 MHz
- Internal sample and hold circuit
- Conversion mode: Single conversion/scanning conversion/repeated conversion/stop conversion selective
- Start: Software/external trigger/internal timer selective

16-bit reload timer
- 3 channels
- Internal clock: 2 clock cycle resolution, divide by 2/8/32 selective

Other interval timers
- 16-bit timer: 3 channels (U-TIMER)
- PWM timer: 4 channels
- Watchdog timer: 1 channel

Bit search module

First bit transition “1” or “0” from MSB can be detected in 1 cycle.

Interrupt controller
- External interrupt input: Non-maskable interrupt ($\overline{\text{NMI}}$), normal interrupt × 4 (INT0 to INT3)
- Internal interrupt incident:UART, DMA controller (DMAC), A/D converter, U-TIMER and delayed interrupt module
- Priority levels of interrupts are programmable except for non-maskable interrupt (in 16 steps).

Others
- Reset cause: Power-on reset/hardware standby/watchdog timer/software reset/external reset
- Low-power consumption mode: Sleep mode/stop mode
- Clock control
  Gear function: Operating clocks for CPU and peripherals are independently selective.
  Gear clock can be selected from 1/1, 1/2, 1/4 and 1/8 (or 1/2, 1/4, 1/8 and 1/16).
  However, operating frequency for peripherals is less than 25 MHz.
- Packages: LQFP-100 and QFP-100
- CMOS technology (0.35 μm)
- Power supply voltage
  5 V: CPU power supply 5.0 V ±10% (internal regulator)
  A/D power supply 2.7 V to 3.6 V
  3 V: CPU power supply 2.7 V to 3.6 V (without internal regulator)
  A/D power supply 2.7 V to 3.6 V

■ PIN ASSIGNMENT



(FPT-100P-M05)

(Continued)

(Continued)



(FPT-100P-M06)

■ PIN DESCRIPTION

<table>
<tr><th colspan="2">Pin no.</th><th rowspan="2">Pin name</th><th rowspan="2">Circuit type</th><th rowspan="2">Description</th></tr>
<tr><th>LQFP*1</th><th>QFP*2</th></tr>
<tr><td rowspan="2">25 to 32</td><td rowspan="2">28 to 35</td><td>D16 to D23</td><td rowspan="2">C</td><td>Bit 16 to bit 23 of external data bus</td></tr>
<tr><td>P20 to P27</td><td>Can be configured as I/O ports when external data bus width is set to 8-bit.</td></tr>
<tr><td>33 to 39, 41</td><td>36 to 42, 44</td><td>D24 to D30, D31</td><td>C</td><td>Bit 24 to bit 31 of external data bus</td></tr>
<tr><td>42, 44 to 58</td><td>45, 47 to 61</td><td>A00, A01 to A15</td><td>F</td><td>Bit 00 to bit 15 of external address bus</td></tr>
<tr><td rowspan="2">59 to 64, 66, 67</td><td rowspan="2">62 to 67, 69, 70</td><td>A16 to A21, A22, A23</td><td rowspan="2">F</td><td>Bit 16 to bit 23 of external address bus</td></tr>
<tr><td>P60 to P65, P66, P67</td><td>Can be configured as I/O ports when not used as address bus.</td></tr>
<tr><td rowspan="2">68</td><td rowspan="2">71</td><td>A24</td><td rowspan="2">L</td><td>Bit 24 of external address bus</td></tr>
<tr><td>EOP0</td><td>Can be configured as DMAC EOP output (ch. 0) when DMAC EOP output is enabled.</td></tr>
<tr><td rowspan="2">19</td><td rowspan="2">22</td><td>RDY</td><td rowspan="2">C</td><td>External ready input
Inputs “0” when bus cycle is being executed and not completed.</td></tr>
<tr><td>P80</td><td>Can be configured as a port when RDY is not used.</td></tr>
<tr><td rowspan="2">20</td><td rowspan="2">23</td><td>$\overline{\text{BGRNT}}$</td><td rowspan="2">F</td><td>External bus release acknowledge output
Outputs “L” level when external bus is released.</td></tr>
<tr><td>P81</td><td>Can be configured as a port when $\overline{\text{BGRNT}}$ is not used.</td></tr>
<tr><td rowspan="2">21</td><td rowspan="2">24</td><td>BRQ</td><td rowspan="2">C</td><td>External bus release request input
Inputs “1” when release of external bus is required.</td></tr>
<tr><td>P82</td><td>Can be configured as a port when BRQ is not used.</td></tr>
<tr><td>22</td><td>25</td><td>$\overline{\text{RD}}$</td><td>L</td><td>Read strobe output pin for external bus</td></tr>
<tr><td>23</td><td>26</td><td>$\overline{\text{WR0}}$</td><td>L</td><td rowspan="2">Write strobe output pin for external bus
Relation between control signals and effective byte locations is as follows:
<table><tr><th></th><th>16-bit bus width</th><th>8-bit bus width</th></tr><tr><td>D15 to D08</td><td>$\overline{\text{WR0}}$</td><td>$\overline{\text{WR0}}$</td></tr><tr><td>D07 to D00</td><td>$\overline{\text{WR1}}$</td><td>(I/O port enabled)</td></tr></table>$\overline{\text{WR1}}$ is High-Z during resetting.
Attach an external pull-up resister when using at 16-bit bus width.</td></tr>
<tr><td rowspan="2">24</td><td rowspan="2">27</td><td>$\overline{\text{WR1}}$</td><td rowspan="2">F</td></tr>
<tr><td>P85</td><td>Can be configured as a port when $\overline{\text{WR1}}$ is not used.</td></tr>
</table>

*1: FPT-100P-M05

*2: FPT-100P-M06

(Continued)

Pin no.		Pin name	Circuit type	Description
LQFP*1	QFP*2			
11	14	$\overline{CS0}$	L	Chip select 0 output (“L” active)
10	13	$\overline{CS1}$	F	Chip select 1 output (“L” active)
		PA1		Can be configured as a port when $\overline{CS1}$ is not used.
9	12	$\overline{CS2}$	F	Chip select 2 output (“L” active)
		PA2		Can be configured as a port when $\overline{CS2}$ is not used.
8	11	$\overline{CS3}$	F	Chip select 3 output (“L” active)
		PA3		Can be configured as a port when $\overline{CS3}$ and EOP1 are not used.
		EOP1		EOP output pin for DMAC (ch. 1) This function is available when EOP output for DMAC is enabled.
7	10	$\overline{CS4}$	F	Chip select 4 output (“L” active)
		PA4		Can be configured as a port when $\overline{CS4}$ is not used.
6	9	$\overline{CS5}$	F	Chip select 5 output (“L” active)
		PA5		Can be configured as a port when $\overline{CS5}$ is not used.
5	8	CLK	F	System clock output Outputs clock signal of external bus operating frequency.
		PA6		Can be configured as a port when CLK is not used.
96	99	RAS0	F	RAS output for DRAM bank 0 Refer to the DRAM interface for details.
		PB0		Can be configured as a port when RAS0 is not used.
97	100	CS0L	F	CASL output for DRAM bank 0 Refer to the DRAM interface for details.
		PB1		Can be configured as a port when CS0L is not used.
98	1	CS0H	F	CASH output for DRAM bank 0 Refer to the DRAM interface for details.
		PB2		Can be configured as a port when CS0H is not used.
99	2	$\overline{DW0}$	F	$\overline{WE}$ output for DRAM bank 0 (“L” active) Refer to the DRAM interface for details.
		PB3		Can be configured as a port when $\overline{DW0}$ is not used.
100	3	RAS1	F	RAS output for DRAM bank 1 Refer to the DRAM interface for details.
		PB4		Can be configured as a port when RAS1 and EOP2 are not used.
		EOP2		DMAC EOP output (ch. 2) This function is available when DMAC EOP output is enabled.

*1: FPT-100P-M05

*2: FPT-100P-M06

(Continued)

Pin no.		Pin name	Circuit type	Description
LQFP*1	QFP*2			
1	4	CS1L	F	CASL output for DRAM bank 1 Refer to the DRAM interface for details.
		PB5		Can be configured as a port when CS1L and DREQ2 are not used.
		DREQ2		External transfer request input pin for DMA This pin is used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
2	5	CS1H	F	CASH output for DRAM bank 1 Refer to the DRAM interface for details.
		PB6		Can be configured as a port when CS1H and DACK2 are not used.
		DACK2		External transfer request acknowledge output pin for DMAC (ch. 2) This function is available when transfer request output for DMAC is enabled.
3	6	$\overline{DW1}$	F	$\overline{WE}$ output for DRAM bank 1 (“L” active) Refer to the DRAM interface for details.
		PB7		Can be configured as a port when $\overline{DW1}$ is not used.
16 to 18	19 to 21	MD0 to MD2	G	Mode pins 0 to 2 MCU basic operation mode is set by these pins. Directly connect these pins with V_{CC} or V_{SS} for use.
92	95	X0	A	Clock (oscillator) input
91	94	X1	A	Clock (oscillator) output
14	17	$\overline{RST}$	B	External reset input
13	16	$\overline{HST}$	H	Hardware standby input (“L” active)
12	15	$\overline{NMI}$	H	NMI (non-maskable interrupt pin) input (“L” active)
95, 94	98, 97	INT0, INT1	F	External interrupt request input pins These pins are used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from these pins unless such output is made intentionally.
		PE0, PE1		Can be configured as I/O ports when INT0, INT1 are not used.
89	92	INT2	F	External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
		SC1		Clock I/O pin for UART1 Clock output is available when clock output of UART1 is enabled.
		PE2		Can be configured as the I/O port when INT2 and SC1 are not used. This function is available when UART1 clock output is disabled.

*1: FPT-100P-M05

*2: FPT-100P-M06

(Continued)

Pin no.		Pin name	Circuit type	Description
LQFP*1	QFP*2			
88	91	INT3	F	External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
		SC2		UART2 clock I/O pin Clock output is available when UART2 clock output is enabled.
		PE3		Can be configured as the I/O port when INT3 and SC2 are not used. This function is available when UART2 clock output is disabled.
87, 86	90, 89	DREQ0, DREQ1	F	External transfer request input pins for DMA These pins are used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from these pins unless such output is made intentionally.
		PE4, PE5		Can be configured as I/O ports when DREQ0, DREQ1 are not used.
85	88	DACK0	F	External transfer request acknowledge output pin for DMAC (ch. 0) This function is available when transfer request output for DMAC is enabled.
		PE6		Can be configured as the I/O port when DACK0 is not used. This function is available when transfer request acknowledge output for DMAC or DACK0 output is disabled.
84	87	DACK1	F	External transfer request acknowledge output pin for DMAC (ch. 1) This function is available when transfer request output for DMAC is enabled.
		PE7		Can be configured as the I/O port when DACK1 is not used. This function is available when transfer request output for DMAC or DACK1 output is disabled.
76	79	SI0	F	UART0 data input pin This pin is used for input during UART0 is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
		TRG0		PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
		PF0		Can be configured as the I/O port when SI0 and TRG0 are not used.

*1: FPT-100P-M05

*2: FPT-100P-M06

(Continued)

Pin no.		Pin name	Circuit type	Description
LQFP*1	QFP*2			
77	80	SO0	F	UART0 data output pin This function is available when UART0 data output is enabled.
		TRG1		PWM timer external trigger input pin This function is available when serial data output of PF1, UART0 are disabled.
		PF1		Can be configured as the I/O port when SO0 and TRG1 are not used. This function is available when serial data output of UART0 is disabled.
78	81	SC0	F	UART0 clock I/O pin Clock output is available when UART0 clock output is enabled.
		OCPA3		PWM timer output pin This function is available when PWM timer output is enabled.
		PF2		Can be configured as the I/O port when SC0 and OCPA3 are not used. This function is available when UART0 clock output is disabled.
79	82	SI1	F	UART1 data input pin This pin is used for input during UART1 is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
		TRG2		PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
		PF3		Can be configured as the I/O port when SI1 and TRG2 are not used.
80	83	SO1	F	UART1 data output pin This function is available when UART1 data output is enabled.
		TRG3		PWM timer external trigger input pin This function is available when PF4, UART1 data outputs are disabled.
		PF4		Can be configured as the I/O port when SO1 and TRG3 are not used. This function is available when UART1 data output is disabled.
81	84	SI2	F	UART2 data input pin This pin is used for input during UART2 is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
		OCPA1		PWM timer output pin This function is available when PWM timer output is enabled.
		PF5		Can be configured as the I/O port when SI2 and OCPA1 are not used.

*1: FPT-100P-M05

*2: FPT-100P-M06

(Continued)

(Continued)

Pin no.		Pin name	Circuit type	Description
LQFP*1	QFP*2			
82	85	SO2	F	UART2 data output pin This function is available when UART2 data output is enabled.
		OCPA2		PWM timer output pin This function is available when PWM timer output is enabled.
		PF6		Can be configured as the I/O port when SO2 and OCPA2 are not used. This function is available when UART2 data output is disabled.
83	86	OCPA0	F	PWM timer output pin This function is available when PWM timer output is enabled.
		PF7		Can be configured as the I/O port when OCPA0 and $\overline{ATG}$ are not used. This function is available when PWM timer output is disabled.
		$\overline{ATG}$		External trigger input pin for A/D converter This pin is used for input when external trigger is selected to cause A/D converter operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.
72 to 75	75 to 78	AN0 to AN3	D	Analog input pins of A/D converter
69	72	AV_{CC}	—	Power supply pin (V_{CC}) for A/D converter
70	73	AVRH	—	Reference voltage input (high) for A/D converter Make sure to turn on and off this pin with potential of AVRH or more applied to AV_{CC}.
71	74	AV_{SS} / AVRL	—	Power supply pin (V_{SS}) for A/D converter and reference voltage input pin (low)
43, 93	46, 96	$V_{CC}5$	—	5 V power supply pin (V_{CC}) for digital circuit Always two pins must be connected to the power supply (connect to 3 V power supply when operating at 3 V).
4	7	$V_{CC}3$	—	Bypass capacitor pin for internal capacitor. Also connect this pin to 3 V power supply when operating at 3 V.
15, 40, 65, 90	18, 43, 68, 93	V_{SS}	—	Earth level (V_{SS}) for digital circuit

*1: FPT-100P-M05

*2: FPT-100P-M06

Note: In most of the above pins, I/O ports and resource I/O are multiplexed, e.g. P82 and BRQ. In case of conflict between output of I/O ports and resource I/O, priority is always given to the output of resource I/O.

■ DRAM CONTROL PIN

Pin name	Data bus 16-bit mode		Data bus 8-bit mode	Remarks
	2CAS/1WR mode	1CAS/2WR mode	—	
RAS0	Area 4 RAS	Area 4 RAS	Area 4 RAS	Correspondence of “L”, “H” to lower address 1 bit (A0) in data bus 16-bit mode “L”: “0” “H”: “1” CASL:CAS which A0 corresponds to “0” area CASH:CAS which A0 corresponds to “1” area $\overline{\text{WEL}}$: $\overline{\text{WE}}$ which A0 corresponds to “0” area $\overline{\text{WEH}}$:$\overline{\text{WE}}$ which A0 corresponds to “1” area
RAS1	Area 5 RAS	Area 5 RAS	Area 5 RAS	
CS0L	Area 4 CASL	Area 4 CAS	Area 4 CAS	
CS0H	Area 4 CASH	Area 4 $\overline{\text{WEL}}$	Area 4 CAS	
CS1L	Area 5 CASL	Area 5 CAS	Area 5 CAS	
CS1H	Area 5 CASH	Area 5 $\overline{\text{WEL}}$	Area 5 CAS	
$\overline{\text{DW0}}$	Area 4 $\overline{\text{WE}}$	Area 4 $\overline{\text{WEH}}$	Area 4 $\overline{\text{WE}}$	
$\overline{\text{DW1}}$	Area 5 $\overline{\text{WE}}$	Area 5 $\overline{\text{WEH}}$	Area 5 $\overline{\text{WE}}$	

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		• Oscillation feedback resistance 1 MΩ approx. With standby control
B		• CMOS level Hysteresis input Without standby control With pull-up resistance
C		• CMOS level I/O With standby control
D		• Analog input

(Continued)

(Continued)

Type	Circuit	Remarks
F		• CMOS level output • CMOS level Hysteresis input With standby control
G		• CMOS level input Without standby control
H		• CMOS level Hysteresis input Without standby control
L		• CMOS level output

■ HANDLING DEVICES

1. Preventing Latchup

In CMOS ICs, applying voltage higher than V_{CC} or lower than V_{SS} to input/output pin or applying voltage over rating across V_{CC} and V_{SS} may cause latchup.
This phenomenon rapidly increases the power supply current, which may result in thermal breakdown of the device. Make sure to prevent the voltage from exceeding the maximum rating.
Take care that the analog power supply (AV_{CC} , AVRH) and the analog input do not exceed the digital power supply (V_{CC}) when the analog power supply turned on or off.

2. Treatment of Unused Pins

Unused pins left open may cause malfunctions. Make sure to connect them to pull-up or pull-down resistors.

3. External Reset Input

It takes at least 5 machine cycle to input “L” level to the $\overline{RST}$ pin and to ensure inner reset operation properly.

4. Remarks for External Clock Operation

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode must not be used (because X1 pin stops at “H” output in stop mode).
And it can be used to supply only to X0 pin with 5 V power supply at 12.5 MHz and less than.

- **Using an external clock**



Using an external clock (normal)
Note: Stop mode (oscillation stop mode) can not be used.



Using an external clock (can be used at 12.5 MHz and less than.)
(5 V power supply only)

5. Power Supply Pins

When there are several V_{CC} and V_{SS} pins, each of them is equipotentially connected to its counterpart inside of the device, minimizing the risk of malfunctions such as latch up. To further reduce the risk of malfunctions, to prevent EMI radiation, to prevent strobe signal malfunction resulting from creeping-up of ground level and to observe the total output current standard, connect all V_{CC} and V_{SS} pins to the power supply or GND.
It is preferred to connect V_{CC} and V_{SS} of the MB91101and MB91101A to power supply with minimal impedance possible.
It is also recommended to connect a ceramic capacitor as a bypass capacitor of about 0.1 µF between V_{CC} and V_{SS} at a position as close as possible to the MB91101 and MB91101A.

The MB91101 and MB91101A have an internal regulator. When using with 5 V power supply, supply 5 V to $V_{CC}5$ pin and make sure to connect about 0.1 µF bypass capacitor to $V_{CC}3$ pin for regulator. And another 3 V power supply is needed for the A/D convertor. When using with 3 V power supply, connect both $V_{CC}5$ pin and $V_{CC}3$ pin to the 3 V power supply.

- **Connecting to a power supply**



6. Crystal Oscillator Circuit

Noises around X0 and X1 pins may cause malfunctions of the MB91101 and MB91101A. In designing the PC board, layout X0 and X1 pins, crystal oscillator (or ceramic oscillator) and bypass capacitor for grounding as close as possible.
It is strongly recommended to design PC board so that X1 and X0 pins are surrounded by grounding area for stable operation.

7. Turning-on Sequence of A/D Converter Power Supply and Analog Input

Make sure to turn on the digital power supply (V_{CC}) before turning on the A/D converter (AV_{CC}, AVRH) and applying voltage to analog input (AN0 to AN3).
Make sure to turn off digital power supply after power supply to A/D converters and analog inputs have been switched off. (There are no such limitations in turning on power supplies. Analog and digital power supplies may be turned on simultaneously.) Make sure that AVRH never exceeds AV_{CC} when turning on/off power supplies.

8. Fluctuation of Power Supply Voltage

Warranty range for normal operation against fluctuation of power supply voltage V_{CC} is as given in rating. However, sudden fluctuation of power supply voltage within the warranty range may cause malfunctions. It is recommended to make every effort to stabilize the power supply voltage to IC. It is also recommended that by controlling power supply as a reference of stabilizing, V_{CC} ripple fluctuation (P-P value) at the commercial frequency (50 Hz to 60 Hz) should be less than 10% of the standard V_{CC} value and the transient regulation should be less than 0.1 V/ms at instantaneous deviation like turning off the power supply.

9. Mode Setting Pins (MD0 to MD2)

Connect mode setting pins (MD0 to MD2) directly to V_{CC} or V_{SS}.
Arrange each mode setting pin and V_{CC} or V_{SS} patterns on the printed circuit board as close as possible and make the impedance between them minimal to prevent mistaken entrance to the test mode caused by noises.

10. Internal DC Regulator

Internal DC regulator stops in stop mode. When the regulator stops owing to the increase of inner leakage current (ICCH) in stop mode, malfunction caused by noise or any troubles about power supply in normal operation, the internal 3 V power supply voltage may decrease less than the warranty range for normal operation. So when using the internal regulator and stop mode with 5 V power supply, never fail to support externally so that 3 V power supply voltage might not decrease. However, even in such a case, the internal regulator can be restarted

by inputting the reset procedure. (In this case, set the reset to “L” level within the oscillation stabilizing waiting time.)

- **Using STOP mode with 5 V power supply**



11. Pin Condition at Turning on the Power Supply

The pin condition at turning on the power supply is unstable. The circuit starts being initialized after turning on the power supply and then starting oscillation and then the operation of the internal regulator becomes stable. So it takes about 42 ms for the pin to be initialized from the oscillation starting at the source oscillation 12.5 MHz. Take care that the pin condition may be output condition at initial unstable condition.
(With the MB91101A, however, initalization can be achieved in less than about 42 ms after turning on the internal power supply by maintaining the $\overline{\text{RST}}$ pin at "L" level.)

12. Source Oscillation Input at Turning on the Power Supply

At turning on the power supply, never fail to input the clock before cancellation of the oscillation stabilizing waiting.

13. Hardware Stand-by at Turning on the Power Supply

When turning on the power supply with the $\overline{\text{HST}}$ pin being set to “L” level, the hardware doesn’t stand by. However the $\overline{\text{HST}}$ pin becomes available after the reset cancellation, the $\overline{\text{HST}}$ pin must once be back to “H” level.

14. Power on Reset

Make sure to make power on reset at turning on the power supply or returning on the power supply when the power supply voltage is below the warranty range for normal operation.

15. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self oscillating circuit evevn when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

16. Watchdog timer function

The watchdog timer supported by the FR family monitors the program that performs the reset delay operation for a specified time. If the program hangs and the reset delay operation is not performed, the watchdog timer resets the CPU. Therefore, once the watchdog timer is enabled, operation continues until the CPU is reset.
As an exception, a reset delay automatically occurs if the CPU stops program execution.

■ BLOCK DIAGRAM



Note: Pins are display for functions (Actually some pins are multiplexer).
When using REALOS, time control should be done by using external interrupt or inner timer.

■ CPU CORE

1. Memory Space

The FR family has a logical address space of 4 Gbytes (2^{32} bytes) and the CPU linearly accesses the memory space.

- **Memory space**



- **Direct addressing area**

The following areas on the memory space are assigned to direct addressing area for I/O. In these areas, an address can be specified in a direct operand of a code.

Direct areas consists of the following areas dependent on accessible data sizes.

Byte data access: 000H to 0FFH

Half word data access: 000H to 1FFH

Word data access: 000H to 3FFH

2. Registers

The FR family has two types of registers; dedicated registers embedded on the CPU and general-purpose registers on memory.

- **Dedicated registers**

Program counter (PC): 32-bit length, indicates the location of the instruction to be executed.
Program status (PS): 32-bit length, register for storing register pointer or condition codes
Table base register (TBR): Holds top address of vector table used in EIT (Exceptional/Interrupt/Trap) processing.
Return pointer (RP): Holds address to resume operation after returning from a subroutine.
System stack pointer (SSP): Indicates system stack space.
User's stack pointer (USP): Indicates user's stack space.
Multiplication/division result register (MDH/MDL): 32-bit length, register for multiplication/division



- **Program status (PS)**

The PS register is for holding program status and consists of a condition code register (CCR), a system condition code register (SCR) and a interrupt level mask register (ILM).



- **Condition code register (CCR)**

  S-flag: Specifies a stack pointer used as R15.
  I-flag: Controls user interrupt request enable/disable.
  N-flag: Indicates sign bit when division result is assumed to be in the 2's complement format.
  Z-flag: Indicates whether or not the result of division was "0".
  V-flag: Assumes the operand used in calculation in the 2's complement format and indicates whether or not overflow has occurred.
  C-flag: Indicates if a carry or borrow from the MSB has occurred.

- **System condition code register (SCR)**

  T-flag: Specifies whether or not to enable step trace trap.

- **Interrupt level mask register (ILM)**

  ILM4 to ILM0: Register for holding interrupt level mask value. The value held by this register is used as a level mask. When an interrupt request issued to the CPU is higher than the level held by ILM, the interrupt request is accepted.

ILM4	ILM3	ILM2	ILM1	ILM0	Interrupt level	High-low
0	0	0	0	0	0	High
		:			:	
0	1	0	0	0	15	
		:			:	
1	1	1	1	1	31	Low

■ GENERAL-PURPOSE REGISTERS

R0 to R15 are general-purpose registers embedded on the CPU. These registers functions as an accumulator and a memory access pointer (field for indicating address).

- **Register bank structure**



Of the above 16 registers, following registers have special functions. To support the special functions, part of the instruction set has been sophisticated to have enhanced functions.

R13: Virtual accumulator (AC)
R14: Frame pointer (FP)
R15: Stack pointer (SP)

Upon reset, values in R0 to R14 are not fixed. Value in R15 is initialized to be 0000 0000H (SSP value).

■ SETTING MODE

1. Pin

- **Mode setting pins and modes**

Mode setting pins			Mode name	Reset vector access area	External data bus width	Bus mode
MD2	MD1	MD0				
0	0	0	External vector mode 0	External	8 bits	External ROM/external bus mode
0	0	1	External vector mode 1	External	16 bits	
0	1	0	—	—	—	Inhibited
0	1	1	Internal vector mode	Internal	(Mode register)	Single-chip mode*
1	—	—	—	—	—	Inhibited

*: The MB91101 and MB91101A do not support single-chip mode.

2. Registers

- **Mode setting registers (MODR) and modes**



W :Write only
X :Indeterminate
* :Always write “0” except for M1 and M0.

- **Bus mode setting bits and functions**

M1	M0	Functions	Note
0	0	Single-chip mode	
0	1	Internal ROM/external bus mode	
1	0	External ROM/external bus mode	
1	1	—	Inhibited

Note: Because of without internal ROM, the MB91101 and MB91101A allow “10B” setting value only.

■ I/O MAP

Address	Abbreviation	Register name	Read/write	Initial value
0000H	(Reserved)			
0001H	PDR2	Port 2 data register	R/W	XXXXXXXXB
0002H to 0004H	(Reserved)			
0005H	PDR6	Port 6 data register	R/W	XXXXXXXXB
0006H	(Reserved)			
0007H				
0008H	PDRB	Port B data register	R/W	XXXXXXXXB
0009H	PDRA	Port A data register	R/W	_ XXXXXX _B
000AH	(Reserved)			
000BH	PDR8	Port 8 data register	R/W	_ _ X _ _ XXXB
000CH to 0011H	(Reserved)			
0012H	PDRE	Port E data register	R/W	XXXXXXXXB
0013H	PDRF	Port F data register	R/W	XXXXXXXXB
0014H to 001BH	(Reserved)			
001CH	SSR0	Serial status register 0	R/W	0 0 0 0 1 _ 0 0B
001DH	SIDR0/SODR0	Serial input register 0/serial output register 0	R/W	XXXXXXXXB
001EH	SCR0	Serial control register 0	R/W	0 0 0 0 0 1 0 0B
001FH	SMR0	Serial mode register 0	R/W	0 0 _ _ 0 _ 0 0B
0020H	SSR1	Serial status register 1	R/W	0 0 0 0 1 _ 0 0B
0021H	SIDR1/SODR1	Serial input register 1/serial output register 1	R/W	XXXXXXXXB
0022H	SCR1	Serial control register 1	R/W	0 0 0 0 0 1 0 0B
0023H	SMR2	Serial mode register 1	R/W	0 0 _ _ 0 _ 0 0B
0024H	SSR2	Serial status register 2	R/W	0 0 0 0 1 _ 0 0B
0025H	SIDR2/SODR2	Serial input register 2/serial output register 2	R/W	XXXXXXXXB
0026H	SCR2	Serial control register 2	R/W	0 0 0 0 0 1 0 0B
0027H	SMR2	Serial mode register 2	R/W	0 0 _ _ 0 _ 0 0B

(Continued)

Address	Abbreviation	Register name	Read/write	Initial value
0028H	TMRLR0	16-bit reload register ch. 0	W	XXXXXXXXB
0029H				XXXXXXXXB
002AH	TMR0	16-bit timer register ch. 0	R	XXXXXXXXB
002BH				XXXXXXXXB
002CH	(Reserved)			
002DH				
002EH	TMCSR0	16-bit reload timer control status register ch. 0	R/W	_ _ _ _ 0 0 0 0B
002FH				0 0 0 0 0 0 0 0B
0030H	TMRLR1	16-bit reload register ch. 1	W	XXXXXXXXB
0031H				XXXXXXXXB
0032H	TMR1	16-bit timer register ch. 1	R	XXXXXXXXB
0033H				XXXXXXXXB
0034H	(Reserved)			
0035H				
0036H	TMCSR1	16-bit reload timer control status register ch. 1	R/W	_ _ _ _ 0 0 0 0B
0037H				0 0 0 0 0 0 0 0B
0038H	ADCR	A/D converter data register	R	_ _ _ _ _ _ XXB
0039H				XXXXXXXXB
003AH	ADCS	A/D converter control status register	R/W	0 0 0 0 0 0 0 0B
003BH				0 0 0 0 0 0 0 0B
003CH	TMRLR2	16-bit reload register ch. 2	W	XXXXXXXXB
003DH				XXXXXXXXB
003EH	TMR2	16-bit timer register ch. 2	R	XXXXXXXXB
003FH				XXXXXXXXB
0040H	(Reserved)			
0041H				
0042H	TMCSR2	16-bit reload timer control status register ch. 2	R/W	_ _ _ _ 0 0 0 0B
0043H				0 0 0 0 0 0 0 0B
0044H to 0077H	(Reserved)			

(Continued)

Address	Abbreviation	Register name	Read/write	Initial value
0078H	UTIM0/UTIMR0	U-TIMER register ch. 0/reload register ch. 0	R/W	0 0 0 0 0 0 0 0B
0079H				0 0 0 0 0 0 0 0B
007AH	(Reserved)			
007BH	UTIMC0	U-TIMER control register ch. 0	R/W	0 _ _ 0 0 0 0 1B
007CH	UTIM1/UTIMR1	U-TIMER register ch. 1/reload register ch. 1	R/W	0 0 0 0 0 0 0 0B
007DH				0 0 0 0 0 0 0 0B
007EH	(Reserved)			
007FH	UTIMC1	U-TIMER control register ch. 1	R/W	0 _ _ 0 0 0 0 1B
0080H	UTIM2/UTIMR2	U-TIMER register ch. 2/reload register ch. 2	R/W	0 0 0 0 0 0 0 0B
0081H				0 0 0 0 0 0 0 0B
0082H	(Reserved)			
0083H	UTIMC2	U-TIMER control register ch. 2	R/W	0 _ _ 0 0 0 0 1B
0084H to 0093H	(Reserved)			
0094H	EIRR	External interrupt cause register	R/W	0 0 0 0 0 0 0 0B
0095H	ENIR	Interrupt enable register	R/W	0 0 0 0 0 0 0 0B
0096H to 0098H	(Reserved)			
0099H	ELVR	External interrupt request level setting register	R/W	0 0 0 0 0 0 0 0B
009AH to 00D1H	(Reserved)			
00D2H	DDRE	Port E data direction register	W	0 0 0 0 0 0 0 0B
00D3H	DDRF	Port F data direction register	W	0 0 0 0 0 0 0 0B
00D4H to 00DBH	(Reserved)			
00DCH	GCN1	General control register 1	R/W	0 0 1 1 0 0 1 0B
00DDH				0 0 0 1 0 0 0 0B
00DEH	(Reserved)			
00DFH	GCN2	General control register 2	R/W	0 0 0 0 0 0 0 0B

(Continued)

Address	Abbreviation	Register name	Read/write	Initial value
00E0H	PTMR0	Ch. 0 timer register	R	1 1 1 1 1 1 1 1B
00E1H				1 1 1 1 1 1 1 1B
00E2H	PCSR0	Ch. 0 cycle setting register	W	XXXXXXXXB
00E3H				XXXXXXXXB
00E4H	PDUT0	Ch. 0 duty setting register	W	XXXXXXXXB
00E5H				XXXXXXXXB
00E6H	PCNH0	Ch. 0 control status register H	R/W	0 0 0 0 0 0 0 _B
00E7H	PCNL0	Ch. 0 control status register L	R/W	0 0 0 0 0 0 0 0B
00E8H	PTMR1	Ch. 1 timer register	R	1 1 1 1 1 1 1 1B
00E9H				1 1 1 1 1 1 1 1B
00EAH	PCSR1	Ch. 1 cycle setting register	W	XXXXXXXXB
00EBH				XXXXXXXXB
00ECH	PDUT1	Ch. 1 duty setting register	W	XXXXXXXXB
00EDH				XXXXXXXXB
00EEH	PCNH1	Ch. 1 control status register H	R/W	0 0 0 0 0 0 0 _B
00EFH	PCNL1	Ch. 1 control status register L	R/W	0 0 0 0 0 0 0 0B
00F0H	PTMR2	Ch. 2 timer register	R	1 1 1 1 1 1 1 1B
00F1H				1 1 1 1 1 1 1 1B
00F2H	PCSR2	Ch. 2 cycle setting register	W	XXXXXXXXB
00F3H				XXXXXXXXB
00F4H	PDUT2	Ch. 2 duty setting register	W	XXXXXXXXB
00F5H				XXXXXXXXB
00F6H	PCNH2	Ch. 2 control status register H	R/W	0 0 0 0 0 0 0 _B
00F7H	PCNL2	Ch. 2 control status register L	R/W	0 0 0 0 0 0 0 0B
00F8H	PTMR3	Ch. 3 timer register	R	1 1 1 1 1 1 1 1B
00F9H				1 1 1 1 1 1 1 1B
00FAH	PCSR3	Ch. 3 cycle setting register	W	XXXXXXXXB
00FBH				XXXXXXXXB
00FCH	PDUT3	Ch. 3 duty setting register	W	XXXXXXXXB
00FDH				XXXXXXXXB
00FEH	PCNH3	Ch. 3 control status register H	R/W	0 0 0 0 0 0 0 _B
00FFH	PCNL3	Ch. 3 control status register L	R/W	0 0 0 0 0 0 0 0B

(Continued)

Address	Abbreviation	Register name	Read/write	Initial value
0100H to 01FFH	(Reserved)			
0200H	DPDP	DMAC parameter descriptor pointer	R/W	XXXXXXXXB
0201H				XXXXXXXXB
0202H				XXXXXXXXB
0203H				X 0 0 0 0 0 0 0B
0204H	DACSR	DMAC control status register	R/W	0 0 0 0 0 0 0 0B
0205H				0 0 0 0 0 0 0 0B
0206H				0 0 0 0 0 0 0 0B
0207H				0 0 0 0 0 0 0 0B
0208H	DATCR	DMAC pin control register	R/W	XXXXXXXXB
0209H				XXXX 0 0 0 0B
020AH				XXXX 0 0 0 0B
020BH				XXXX 0 0 0 0B
020CH to 03E3H	(Reserved)			
03E4H	ICHCR	Instruction cache control register	R/W	_ _ _ _ _ _ _ _B
03E5H				_ _ _ _ _ _ _ _B
03E6H				_ _ _ _ _ _ _ _B
03E7H				_ _ 0 0 0 0 0 0B
03E8H to 03EFH	(Reserved)			
03F0H	BSD0	Bit search module 0-detection data register	W	XXXXXXXXB
03F1H				XXXXXXXXB
03F2H				XXXXXXXXB
03F3H				XXXXXXXXB
03F4H	BSD1	Bit search module 1-detection data register	R/W	XXXXXXXXB
03F5H				XXXXXXXXB
03F6H				XXXXXXXXB
03F7H				XXXXXXXXB

(Continued)

Address	Abbreviation	Register name	Read/write	Initial value
03F8H	BSDC	Bit search module transition-detection data register	W	XXXXXXXXB
03F9H				XXXXXXXXB
03FAH				XXXXXXXXB
03FBH				XXXXXXXXB
03FCH	BSRR	Bit search module detection result register	R	XXXXXXXXB
03FDH				XXXXXXXXB
03FEH				XXXXXXXXB
03FFH				XXXXXXXXB
0400H	ICR00	Interrupt control register 0	R/W	_ _ _ 1 1 1 1 1B
0401H	ICR01	Interrupt control register 1	R/W	_ _ _ 1 1 1 1 1B
0402H	ICR02	Interrupt control register 2	R/W	_ _ _ 1 1 1 1 1B
0403H	ICR03	Interrupt control register 3	R/W	_ _ _ 1 1 1 1 1B
0404H	ICR04	Interrupt control register 4	R/W	_ _ _ 1 1 1 1 1B
0405H	ICR05	Interrupt control register 5	R/W	_ _ _ 1 1 1 1 1B
0406H	ICR06	Interrupt control register 6	R/W	_ _ _ 1 1 1 1 1B
0407H	ICR07	Interrupt control register 7	R/W	_ _ _ 1 1 1 1 1B
0408H	ICR08	Interrupt control register 8	R/W	_ _ _ 1 1 1 1 1B
0409H	ICR09	Interrupt control register 9	R/W	_ _ _ 1 1 1 1 1B
040AH	ICR10	Interrupt control register 10	R/W	_ _ _ 1 1 1 1 1B
040BH	ICR11	Interrupt control register 11	R/W	_ _ _ 1 1 1 1 1B
040CH	ICR12	Interrupt control register 12	R/W	_ _ _ 1 1 1 1 1B
040DH	ICR13	Interrupt control register 13	R/W	_ _ _ 1 1 1 1 1B
040EH	ICR14	Interrupt control register 14	R/W	_ _ _ 1 1 1 1 1B
040FH	ICR15	Interrupt control register 15	R/W	_ _ _ 1 1 1 1 1B
0410H	ICR16	Interrupt control register 16	R/W	_ _ _ 1 1 1 1 1B
0411H	ICR17	Interrupt control register 17	R/W	_ _ _ 1 1 1 1 1B
0412H	ICR18	Interrupt control register 18	R/W	_ _ _ 1 1 1 1 1B
0413H	ICR19	Interrupt control register 19	R/W	_ _ _ 1 1 1 1 1B
0414H	ICR20	Interrupt control register 20	R/W	_ _ _ 1 1 1 1 1B
0415H	ICR21	Interrupt control register 21	R/W	_ _ _ 1 1 1 1 1B
0416H	ICR22	Interrupt control register 22	R/W	_ _ _ 1 1 1 1 1B

(Continued)

Address	Abbreviation	Register name	Read/write	Initial value
0417H	ICR23	Interrupt control register 23	R/W	_ _ _ 1 1 1 1 1B
0418H	ICR24	Interrupt control register 24	R/W	_ _ _ 1 1 1 1 1B
0419H	ICR25	Interrupt control register 25	R/W	_ _ _ 1 1 1 1 1B
041AH	ICR26	Interrupt control register 26	R/W	_ _ _ 1 1 1 1 1B
041BH	ICR27	Interrupt control register 27	R/W	_ _ _ 1 1 1 1 1B
041CH	ICR28	Interrupt control register 28	R/W	_ _ _ 1 1 1 1 1B
041DH	ICR29	Interrupt control register 29	R/W	_ _ _ 1 1 1 1 1B
041EH	ICR30	Interrupt control register 30	R/W	_ _ _ 1 1 1 1 1B
041FH	ICR31	Interrupt control register 31	R/W	_ _ _ 1 1 1 1 1B
042FH	ICR47	Interrupt control register 47	R/W	_ _ _ 1 1 1 1 1B
0430H	DICR	Delayed interrupt control register	R/W	_ _ _ _ _ _ _ 0B
0431H	HRCL	Hold request cancel request level setting register	R/W	_ _ _ 1 1 1 1 1B
0432H to 047FH	(Reserved)			
0480H	RSRR/WTCR	Reset cause register/ watchdog peripheral control register	R/W	1 XXXX _ 0 0B
0481H	STCR	Standby control register	R/W	0 0 0 1 1 1 _ _B
0482H	PDRR	DMA controller request squelch register	R/W	_ _ _ _ 0 0 0 0B
0483H	CTBR	Timebase timer clear register	W	XXXXXXXXB
0484H	GCR	Gear control register	R/W	1 1 0 0 1 1 _ 1B
0485H	WPR	Watchdog reset occurrence postpone register	W	XXXXXXXXB
0486H	(Reserved)			
0487H				
0488H	PCTR	PLL control register	R/W	0 0 _ _ 0 _ _ _B
0489H to 0600H	(Reserved)			
0601H	DDR2	Port 2 data direction register	W	0 0 0 0 0 0 0 0B
0602H to 0604H	(Reserved)			
0605H	DDR6	Port 6 data direction register	W	0 0 0 0 0 0 0 0B
0606H	(Reserved)			
0607H				

(Continued)

Address	Abbreviation	Register name	Read/write	Initial value
0608H	DDRB	Port B data direction register	W	0 0 0 0 0 0 0 0B
0609H	DDRA	Port A data direction register	W	_ 0 0 0 0 0 0 _B
060AH	(Reserved)			
060BH	DDR8	Port 8 data direction register	W	_ _ 0 _ _ 0 0 0B
060CH	ASR1	Area select register 1	W	0 0 0 0 0 0 0 0B
060DH				0 0 0 0 0 0 0 1B
060EH	AMR1	Area mask register 1	W	0 0 0 0 0 0 0 0B
060FH				0 0 0 0 0 0 0 0B
0610H	ASR2	Area select register 2	W	0 0 0 0 0 0 0 0B
0611H				0 0 0 0 0 0 1 0B
0612H	AMR2	Area mask register 2	W	0 0 0 0 0 0 0 0B
0613H				0 0 0 0 0 0 0 0B
0614H	ASR3	Area select register 3	W	0 0 0 0 0 0 0 0B
0615H				0 0 0 0 0 0 1 1B
0616H	AMR3	Area mask register 3	W	0 0 0 0 0 0 0 0B
0617H				0 0 0 0 0 0 0 0B
0618H	ASR4	Area select register 4	W	0 0 0 0 0 0 0 0B
0619H				0 0 0 0 0 1 0 0B
061AH	AMR4	Area mask register 4	W	0 0 0 0 0 0 0 0B
061BH				0 0 0 0 0 0 0 0B
061CH	ASR5	Area select register 5	W	0 0 0 0 0 0 0 0B
061DH				0 0 0 0 0 1 0 1B
061EH	AMR5	Area mask register 5	W	0 0 0 0 0 0 0 0B
061FH				0 0 0 0 0 0 0 0B
0620H	AMD0	Area mode register 0	R/W	_ _ _ 0 0 1 1 1B
0621H	AMD1	Area mode register 1	R/W	0 _ _ 0 0 0 0 0B
0622H	AMD32	Area mode register 32	R/W	0 0 0 0 0 0 0 0B
0623H	AMD4	Area mode register 4	R/W	0 _ _ 0 0 0 0 0B
0624H	AMD5	Area mode register 5	R/W	0 _ _ 0 0 0 0 0B
0625H	DSCR	DRAM signal control register	W	0 0 0 0 0 0 0 0B
0626H	RFCR	Refresh control register	R/W	_ _ XXXXXXB
0627H				0 0 _ _ _ 0 0 0B

(Continued)

(Continued)

Address	Abbreviation	Register name	Read/write	Initial value
0628H	EPCR0	External pin control register 0	W	_ _ _ _ 1 1 0 0B
0629H				_ 1 1 1 1 1 1 1B
062AH	(Reserved)			
062BH	EPCR1	External pin control register 1	W	1 1 1 1 1 1 1 1B
062CH	DMCR4	DRAM control register 4	R/W	0 0 0 0 0 0 0 0B
062DH				0 0 0 0 0 0 0 _B
062EH	DMCR5	DRAM control register 5	R/W	0 0 0 0 0 0 0 0B
062FH				0 0 0 0 0 0 0 _B
0630H to 07FDH	(Reserved)			
07FEH	LER	Little endian register	W	_ _ _ _ _ 0 0 0B
07FFH	MODR	Mode register	W	XXXXXXXXB

Note : Do not use (reserved).

■ INTERRUPT CAUSES, INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTER ALLOCATIONS

Interrupt causes	Interrupt number		Interrupt level		TBR default address
	Decimal	Hexadecimal	Register	Offset	
Reset	0	00	—	3FCH	000FFFFCH
Reserved for system	1	01	—	3F8H	000FFFF8H
Reserved for system	2	02	—	3F4H	000FFFF4H
Reserved for system	3	03	—	3F0H	000FFFF0H
Reserved for system	4	04	—	3ECH	000FFFECH
Reserved for system	5	05	—	3E8H	000FFFE8H
Reserved for system	6	06	—	3E4H	000FFFE4H
Reserved for system	7	07	—	3E0H	000FFFE0H
Reserved for system	8	08	—	3DCH	000FFFDCH
Reserved for system	9	09	—	3D8H	000FFFD8H
Reserved for system	10	0A	—	3D4H	000FFFD4H
Reserved for system	11	0B	—	3D0H	000FFFD0H
Reserved for system	12	0C	—	3CCH	000FFFCCH
Reserved for system	13	0D	—	3C8H	000FFFC8H
Exception for undefined instruction	14	0E	—	3C4H	000FFFC4H
NMI request	15	0F	FH fixed	3C0H	000FFFC0H
External interrupt 0	16	10	ICR00	3BCH	000FFFBCH
External interrupt 1	17	11	ICR01	3B8H	000FFFB8H
External interrupt 2	18	12	ICR02	3B4H	000FFFB4H
External interrupt 3	19	13	ICR03	3B0H	000FFFB0H
UART0 receive complete	20	14	ICR04	3ACH	000FFFACH
UART1 receive complete	21	15	ICR05	3A8H	000FFFA8H
UART2 receive complete	22	16	ICR06	3A4H	000FFFA4H
UART0 transmit complete	23	17	ICR07	3A0H	000FFFA0H
UART1 transmit complete	24	18	ICR08	39CH	000FFF9CH
UART2 transmit complete	25	19	ICR09	398H	000FFF98H
DMAC0 (complete, error)	26	1A	ICR10	394H	000FFF94H
DMAC1 (complete, error)	27	1B	ICR11	390H	000FFF90H
DMAC2 (complete, error)	28	1C	ICR12	38CH	000FFF8CH
DMAC3 (complete, error)	29	1D	ICR13	388H	000FFF88H
DMAC4 (complete, error)	30	1E	ICR14	384H	000FFF84H
DMAC5 (complete, error)	31	1F	ICR15	380H	000FFF80H

(Continued)

Interrupt causes	Interrupt number		Interrupt level		TBR default address
	Decimal	Hexadecimal	Register	Offset	
DMAC6 (complete, error)	32	20	ICR16	37CH	000FFF7CH
DMAC7 (complete, error)	33	21	ICR17	378H	000FFF78H
A/D converter (successive approximation conversion type)	34	22	ICR18	374H	000FFF74H
16-bit reload timer 0	35	23	ICR19	370H	000FFF70H
16-bit reload timer 1	36	24	ICR20	36CH	000FFF6CH
16-bit reload timer 2	37	25	ICR21	368H	000FFF68H
PWM 0	38	26	ICR22	364H	000FFF64H
PWM 1	39	27	ICR23	360H	000FFF60H
PWM 2	40	28	ICR24	35CH	000FFF5CH
PWM 3	41	29	ICR25	358H	000FFF58H
U-TIMER 0	42	2A	ICR26	354H	000FFF54H
U-TIMER 1	43	2B	ICR27	350H	000FFF50H
U-TIMER 2	44	2C	ICR28	34CH	000FFF4CH
Reserved for system	45	2D	ICR29	348H	000FFF48H
Reserved for system	46	2E	ICR30	344H	000FFF44H
Reserved for system	47	2F	ICR31	340H	000FFF40H
Reserved for system	48	30	ICR32	33CH	000FFF3CH
Reserved for system	49	31	ICR33	338H	000FFF38H
Reserved for system	50	32	ICR34	334H	000FFF34H
Reserved for system	51	33	ICR35	330H	000FFF30H
Reserved for system	52	34	ICR36	32CH	000FFF2CH
Reserved for system	53	35	ICR37	328H	000FFF28H
Reserved for system	54	36	ICR38	324H	000FFF24H
Reserved for system	55	37	ICR39	320H	000FFF20H
Reserved for system	56	38	ICR40	31CH	000FFF1CH
Reserved for system	57	39	ICR41	318H	000FFF18H
Reserved for system	58	3A	ICR42	314H	000FFF14H
Reserved for system	59	3B	ICR43	310H	000FFF10H
Reserved for system	60	3C	ICR44	30CH	000FFF0CH
Reserved for system	61	3D	ICR45	308H	000FFF08H
Reserved for system	62	3E	ICR46	304H	000FFF04H
Delayed interrupt cause bit	63	3F	ICR47	300H	000FFF00H

(Continued)

(Continued)

Interrupt causes	Interrupt number		Interrupt level		TBR default address
	Decimal	Hexadecimal	Register	Offset	
Reserved for system (used in REALOS*)	64	40	—	$2FC_H$	$000FFEFC_H$
Reserved for system (used in REALOS*)	65	41	—	$2F8_H$	$000FFEF8_H$
Used in INT instructions	66 to 255	42 to FF	—	$2F4_H$ to 000_H	$000FFEF4_H$ to $000FFC00_H$

*: REALOS/FR uses interrupt number 0x40 and 0x41 for system code.

■ PERIPHERAL RESOURCES

1. I/O Ports

There are 2 types of I/O port register structure; port data register (PDR0 to PDRF) and data direction register (DDR0 to DDRF), where bits PDR0 to PDRF and bits DDR0 to DDRF corresponds respectively. Each bit on the register corresponds to an external pin. In port registers input/output register of the port configures input/output function of the port, while corresponding bit (pin) configures input/output function in data direction registers. Bit “0” specifies input and “1” specifies output.

- For input (DDR = “0”) setting;
  PDR reading operation: reads level of corresponding external pin.
  PDR writing operation: writes set value to PDR.
- For output (DDR = “1”) setting;
  PDR reading operation: reads PDR value.
  PDR writing operation: outputs PDR value to corresponding external pin.
- **Block diagram**



- **Port data register**

Address	bit 7	bit 0	Initial value	
000001H	PDR2		XXXXXXXXB	(R/W)
000005H	PDR6		XXXXXXXXB	(R/W)
00000BH	PDR8		- - X - - XXXB	(R/W)
000009H	PDRA		- XXXXXX -B	(R/W)
000008H	PDRB		XXXXXXXXB	(R/W)
000012H	PDRE		XXXXXXXXB	(R/W)
000013H	PDRF		XXXXXXXXB	(R/W)

( ) :Access
R/W :Readable and writable
X :Indeterminate

- **Data direction register**

Address	bit 7	bit 0	Initial value	
000601H	DDR2		00000000B	(W)
000605H	DDR6		00000000B	(W)
00060BH	DDR8		- - 0 - - 000B	(W)
000609H	DDRA		- 000000 -B	(W)
000608H	DDRB		00000000B	(W)
0000D2H	DDRE		00000000B	(W)
0000D3H	DDRF		00000000B	(W)

( ) :Access
W :Write only
– :Unused

2. DMA Controller (DMAC)

The DMA controller is a module embedded in FR family devices, and performs DMA (direct memory access) transfer.

DMA transfer performed by the DMA controller transfers data without intervention of CPU, contributing to enhanced performance of the system.

- 8 channels
- Mode: single/block transfer, burst transfer and continuous transfer: 3 kinds of transfer
- Transfer all through the area
- Max 65536 of transfer cycles
- Interrupt function right after the transfer
- Selectable for address transfer increase/decrease by the software
- External transfer request input pin, external transfer request accept output pin, external transfer complete output pin three pins for each

- **Block diagram**



- **Registers (DMAC internal registers)**

Address	bit 31	bit 16	bit 0	Initial value	
00000200H	DPDP			XXXXXXXXB	(R/W)
00000201H				XXXXXXXXB	
00000202H				XXXXXXXXB	
00000203H				X0000000B	
00000204H	DACSR			00000000B	(R/W)
00000205H				00000000B	
00000206H				00000000B	
00000207H				00000000B	
00000208H	DATCR			XXXXXXXXB	(R/W)
00000209H				XXXX0000B	
0000020AH				XXXX0000B	
0000020BH				XXXX0000B	

( ) :Access
R/W:Readable and writable
X :Indeterminate

- **Registers (DMA descriptor)**

Address	bit 31	bit 0	
DPDP + 0H			DMA ch.0 Descriptor
DPDP + 0CH			DMA ch.1 Descriptor
DPDP + 54H			DMA ch.7 Descriptor

3. UART

The UART is a serial I/O port for supporting asynchronous (start-stop system) communication or CLK synchronous communication, and it has the following features.

The MB91101 and MB91101A consist of 3 channels of UART.

- Full double double buffer
- Both a synchronous (start-stop system) communication and CLK synchronous communication are available.
- Supporting multi-processor mode
- Perfect programmable baud rate
  Any baud rate can be set by internal timer (refer to section “4. U-TIMER”).
- Any baud rate can be set by external clock.
- Error checking function (parity, framing and overrun)
- Transfer signal: NRZ code
- Enable DMA transfer/start by interrupt.

• **Block diagram**



- **Register configuration**

Address	bit 15	bit 8	bit 0	Initial value	
0000001E$_H$	SCR0			00000100$_B$	(R/W)
00000022$_H$	SCR1			00000100$_B$	(R/W)
00000026$_H$	SCR2			00000100$_B$	(R/W)
0000001F$_H$	SMR0			00 - - 0 - 00$_B$	(R/W)
00000023$_H$	SMR1			00 - - 0 - 00$_B$	(R/W)
00000027$_H$	SMR2			00 - - 0 - 00$_B$	(R/W)
0000001C$_H$	SSR0			00001 - 00$_B$	(R/W)
00000020$_H$	SSR1			00001 - 00$_B$	(R/W)
00000024$_H$	SSR2			00001 - 00$_B$	(R/W)
0000001D$_H$	SIDR0/SODR0			XXXXXXXX$_B$	(R/W)
00000021$_H$	SIDR1/SIDR1			XXXXXXXX$_B$	(R/W)
00000002$_H$	SIDR2/SIDR2			XXXXXXXX$_B$	(R/W)

( ) :Access
R/W :Readable and writable
– :Unused
X :Indeterminate

4. U-TIMER (16-bit Timer for UART Baud Rate Generation)

The U-TIMER is a 16-bit timer for generating UART baud rate. Combination of chip operating frequency and reload value of U-TIMER allows flexible setting of baud rate.

The U-TIMER operates as an interval timer by using interrupt issued on counter underflow.

The MB91101 and MB91101A have 3 channel U-TIMER embedded on the chip. An interval of up to $2^{16} \times \phi$ can be counted.

- **Block diagram**



- **Register configuration**

Address	bit 15	bit 0	Initial value	
00000078H 00000079H	UTIM0/UTIMR0		00000000B 00000000B	(R/W)
0000007CH 0000007DH	UTIM1/UTIMR1		00000000B 00000000B	(R/W)
00000080H 00000081H	UTIM2/UTIMR2		00000000B 00000000B	(R/W)
0000007BH		UTIMC0	0 - - 00001B	(R/W)
0000007FH		UTIMC1	0 - - 00001B	(R/W)
00000083H		UTIMC2	0 - - 00001B	(R/W)

( ) :Access
R/W :Readable and writable
– :Unused

5. PWM Timer

The PWM timer can output high accurate PWM waves efficiently.

The MB91101 and MB91101A have inner 4-channel PWM timers, and has the following features.

- Each channel consists of a 16-bit down counter, a 16-bit data resister with a buffer for scyde setting, a 16-bit compare resister with a buffer for duty setting, and a pin controller.
- The count clock of a 16-bit down counter can be selected from the following four inner clocks.
  Inner clock ϕ, ϕ/4, ϕ/16, ϕ/64
- The counter value can be initialized “FFFF$_H$” by the resetting or the counter borrow.
- PWM output (each channel)
- Resister description

- **Block diagram (general construction)**



- **Block diagram (for one channel)**



- **Register configuration**

Address	bit 15	bit 8	bit 0	Initial value	
000000DCH 000000DDH	GCN1			00110010B 00010000B	(R/W)
000000DFH		GCN2		00000000B	(R/W)
000000E0H 000000E1H	PTMR0			11111111B 11111111B	(R)
000000E2H 000000E3H	PCSR0			XXXXXXXXB XXXXXXXXB	(W)
000000E4H 000000E5H	PDUT0			XXXXXXXXB XXXXXXXXB	(W)
000000E6H	PCNH0			0000000-B	(R/W)
000000E7H		PCNL0		00000000B	(R/W)
000000E8H 000000E9H	PTMR1			11111111B 11111111B	(R)
000000EAH 000000EBH	PCSR1			XXXXXXXXB XXXXXXXXB	(W)
000000ECH 000000EDH	PDUT1			XXXXXXXXB XXXXXXXXB	(W)
000000EEH	PCNH1			0000000-B	(R/W)
000000EFH		PCNL1		00000000B	(R/W)
000000F0H 000000F1H	PTMR2			11111111B 11111111B	(R)
000000F2H 000000F3H	PCSR2			XXXXXXXXB XXXXXXXXB	(W)
000000F4H 000000F5H	PDUT2			XXXXXXXXB XXXXXXXXB	(W)
000000F6H	PCNH2			0000000-B	(R/W)
000000F7H		PCNL2		00000000B	(R/W)
000000F8H 000000F9H	PTMR3			11111111B 11111111B	(R)
000000FAH 000000FBH	PCSR3			XXXXXXXXB XXXXXXXXB	(W)
000000FCH 000000FDH	PDUT3			XXXXXXXXB XXXXXXXXB	(W)
000000FEH	PCNH3			0000000-B	(R/W)
000000FFH		PCNL3		00000000B	(R/W)

( ) :Access
R/W :Readable and writable
R :Read only
W :Write only
– :Unused
X :Indeterminate

6. 16-bit Reload Timer

The 16-bit reload timer consists of a 16-bit down counter, a 16-bit reload timer, a prescaler for generating internal count clock and control registers.

Internal clock can be selected from 3 types of internal clocks (divided by 2/8/32 of machine clock).

The DMA transfer can be started by the interruption.

The MB91101 and MB91101A consist of 3 channels of the 16-bit reload timer.

- **Block diagram**



- **Register configuration**

Address	bit 15		bit 0	Initial value	
0000002E$_H$ 0000002F$_H$	TMCSR0			----0000$_B$ 00000000$_B$	(R/W)
00000036$_H$ 00000037$_H$	TMCSR1			----0000$_B$ 00000000$_B$	(R/W)
00000042$_H$ 00000043$_H$	TMCSR2			----0000$_B$ 00000000$_B$	(R/W)
0000002A$_H$ 0000002B$_H$	TMR0			XXXXXXXX$_B$ XXXXXXXX$_B$	(R)
00000032$_H$ 00000033$_H$	TMR1			XXXXXXXX$_B$ XXXXXXXX$_B$	(R)
0000003E$_H$ 0000003F$_H$	TMR2			XXXXXXXX$_B$ XXXXXXXX$_B$	(R)
00000028$_H$ 00000029$_H$	TMRLR0			XXXXXXXX$_B$ XXXXXXXX$_B$	(W)
00000030$_H$ 00000031$_H$	TMRLR1			XXXXXXXX$_B$ XXXXXXXX$_B$	(W)
0000003C$_H$ 0000003D$_H$	TMRLR2			XXXXXXXX$_B$ XXXXXXXX$_B$	(W)

( ) :Access
R/W :Readable and writable
R :Read only
W :Write only
– :Unused
X :Indeterminate

7. Bit Search Module

The bit search module detects transitions of data (0 to 1/1 to 0) on the data written on the input registers and returns locations of the transitions.

- **Block diagram**



- **Register configuration**

Address	bit 31	bit 16	bit 0	Initial value	
000003F0H 000003F1H 000003F2H 000003F3H	BSD0			XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB	(W)
000003F4H 000003F5H 000003F6H 000003F7H	BSD1			XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB	(R/W)
000003F8H 000003F9H 000003FAH 000003FBH	BSDC			XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB	(W)
000003FCH 000003FEH 000003FDH 000003FFH	BSRR			XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB	(R)

( ) :Access
R/W :Readable and writable
R :Read only
W :Write only
X :Indeterminate

8. 10-bit A/D Converter (Successive Approximation Conversion Type)

The A/D converter is the module which converts an analog input voltage to a digital value, and it has following features.

- Minimum converting time: 5.6 µs/ch. (system clock: 25 MHz)
- Inner sample and hold circuit
- Resolution: 10 bits
- Analog input can be selected from 4 channels by program.
  Single convert mode: 1 channel is selected and converted.
  Scan convert mode: Converting continuous channels. Maximum 4 channels are programmable.
  Continuous convert mode: Converting the specified channel repeatedly.
  Stop convert mode: After converting one channel then stop and wait till next activation synchronizing at the beginning of conversion can be performed.
- DMA transfer operation is available by interruption.
- Operating factor can be selected from the software, the external trigger (falling edge), and 16-bit reload timer (rising edge).
- **Block diagram**



- **Register configuration**

Address	bit 15	bit 0	Initial value	
0000003A$_H$ 0000003B$_H$	ADCS		0 0 0 0 0 0 0$_B$ 0 0 0 0 0 0 0$_B$	(R/W)
00000038$_H$ 00000039$_H$	ADCR		- - - - - - XX$_B$ XXXXXXXX$_B$	(R)

( ) :Access
R/W :Readable and writable
R :Read only
– :Unused
X :Indeterminate

9. Interrupt Controller

The interrupt controller processes interrupt acknowledgments and arbitration between interrupts.

- **Block diagram**



*1: DLYI stands for delayed interrupt module (delayed interrupt generation block) (refer to the section “11. Delayed Interrupt Module” for detail).

*2: INT0 is a wake-up signal to clock control block in the sleep or stop status.

*3: HLDCAN is a bus release request signal for bus masters other than CPU.

*4: LEVEL4 to LEVEL0 are interrupt level outputs.

*5: VCT5 to VCT0 are interrupt vector outputs.

*6: IM is an interrupt mask signal.

*7: RI00 to RI47 are interrupt request signals.

- **Register configuration**

Address	bit 7 bit 0	Initial value	Address	bit 7 bit 0	Initial value
00000400H	ICR00	- - - 11111 B (R/W)	00000411H	ICR17	- - - 11111 B (R/W)
00000401H	ICR01	- - - 11111 B (R/W)	00000412H	ICR18	- - - 11111 B (R/W)
00000402H	ICR02	- - - 11111 B (R/W)	00000413H	ICR19	- - - 11111 B (R/W)
00000403H	ICR03	- - - 11111 B (R/W)	00000414H	ICR20	- - - 11111 B (R/W)
00000404H	ICR04	- - - 11111 B (R/W)	00000415H	ICR21	- - - 11111 B (R/W)
00000405H	ICR05	- - - 11111 B (R/W)	00000416H	ICR22	- - - 11111 B (R/W)
00000406H	ICR06	- - - 11111 B (R/W)	00000417H	ICR23	- - - 11111 B (R/W)
00000407H	ICR07	- - - 11111 B (R/W)	00000418H	ICR24	- - - 11111 B (R/W)
00000408H	ICR08	- - - 11111 B (R/W)	00000419H	ICR25	- - - 11111 B (R/W)
00000409H	ICR09	- - - 11111 B (R/W)	0000041AH	ICR26	- - - 11111 B (R/W)
0000040AH	ICR10	- - - 11111 B (R/W)	0000041BH	ICR27	- - - 11111 B (R/W)
0000040BH	ICR11	- - - 11111 B (R/W)	0000041CH	ICR28	- - - 11111 B (R/W)
0000040CH	ICR12	- - - 11111 B (R/W)	0000041DH	ICR29	- - - 11111 B (R/W)
0000040DH	ICR13	- - - 11111 B (R/W)	0000041EH	ICR30	- - - 11111 B (R/W)
0000040EH	ICR14	- - - 11111 B (R/W)	0000041FH	ICR31	- - - 11111 B (R/W)
0000040FH	ICR15	- - - 11111 B (R/W)	0000042FH	ICR47	- - - 11111 B (R/W)
00000410H	ICR16	- - - 11111 B (R/W)	00000431H	HRCL	- - - 11111 B (R/W)
			00000430H	DICR	- - - - - - - 0 B (R/W)

( ) :Access
R/W :Readable and writable
– :Unused

10. External Interrupt/NMI Control Block

The external interrupt/NMI control block controls external interrupt request signals input to $\overline{\text{NMI}}$ pin and INT0 to INT3 pins.

Detecting levels can be selected from “H”, “L”, rising edge and falling edge (not for $\overline{\text{NMI}}$ pin).

- **Block diagram**



- **Register configuration**

Address	bit 15	bit 8	bit 0	Initial value
00000095H		ENIR		00000000 B (R/W)
00000094H	EIRR			00000000 B (R/W)
00000099H		ELVR		00000000 B (R/W)

( ) :Access
R/W :Readable and writable

11. Delayed Interrupt Module

Delayed interrupt module is a module which generates a interrupt for changing a task. By using this delayed interrupt module, an interrupt request to CPU can be generated/cancelled by the software.

Refer to the section “9. Interrupt Controller” for delayed interrupt module block diagram.

- **Register configuration**

Address	bit 7						bit 0	Initial value	
00000430_H	DICR							- - - - - - - 0_B	(R/W)

( ) :Access
R/W :Readable and writable
– :Unused

12. Clock Generation (Low-power consumption mechanism)

The clock control block is a module which undertakes the following functions.

- CPU clock generation (including gear function)
- Peripheral clock generation (including gear function)
- Reset generation and cause hold
- Standby function (including hardware standby)
- DMA request prohibit
- PLL (multiplier circuit) embedded

- **Block diagram**



- **Register configuration**

Address	bit 15	bit 8	bit 0	Initial value	
00000480H	RSRR/WTCR			1XXXX-00B	(R/W)
00000481H		STCR		000111--B	(R/W)
00000482H	PDRR			----0000B	(R/W)
00000483H		CTBR		XXXXXXXXB	(W)
00000484H	GCR			110011-1B	(R/W)
00000485H		WPR		XXXXXXXXB	(W)
00000488H	PCTR			00--0---B	(R/W)

( ) :Access
R/W :Readable and writable
W :Write only
– :Unused
X :Indeterminate

13. External Bus Interface

The external bus interface controls the interface between the device and the external memory and also the external I/O, and has the following features.

- 25-bit (32 Mbytes) address output
- 6 independent banks owing to the chip select function.
  Can be set to anywhere on the logical address space for minimum unit 64 Kbytes.
  Total 32 Mbytes × 6 area setting is available by the address pin and the chip select pin.
- 8/16-bit bus width setting are available for every chip select area.
- Programmable automatic memory wait (Max for 7 cycles) can be inserted.
- DRAM interface support
  Three kinds of DRAM interface: Double CAS DRAM (normally DRAM I/F)
  Single CAS DRAM
  Hyper DRAM
  2 banks independent control (RAS, CAS, etc. control signals)
  DRAM select is available from 2CAS/1WE and 1CAS/2WE.
  Hi-speed page mode supported
  CBR/self refresh supported
  Programmable wave form
- Unused address/data pin can be used for I/O port.
- Little endian mode supported
- Clock doubler: Internal bus 50 MHz, external bus 25 MHz

- **Block diagram**



- **Register configuration**

Address	bit 31	bit 16	bit 0	Initial value	
0000060C$_H$ 0000060D$_H$	ASR1			00000000$_B$ 00000001$_B$	(W)
0000060E$_H$ 0000060F$_H$		AMR1		00000000$_B$ 00000000$_B$	(W)
00000610$_H$ 00000611$_H$	ASR2			00000000$_B$ 00000010$_B$	(W)
00000612$_H$ 00000613$_H$		AMR2		00000000$_B$ 00000000$_B$	(W)
00000614$_H$ 00000615$_H$	ASR3			00000000$_B$ 00000011$_B$	(W)
00000616$_H$ 00000617$_H$		AMR3		00000000$_B$ 00000000$_B$	(W)
00000618$_H$ 00000619$_H$	ASR4			00000000$_B$ 00000100$_B$	(W)
0000061A$_H$ 0000061B$_H$		AMR4		00000000$_B$ 00000000$_B$	(W)
0000061C$_H$ 0000061D$_H$	ASR5			00000000$_B$ 00000101$_B$	(W)
0000061E$_H$ 0000061F$_H$		AMR5		00000000$_B$ 00000000$_B$	(W)
00000620$_H$	AMD0			---00111$_B$	(R/W)
00000621$_H$		AMD1		0--00000$_B$	(R/W)
00000622$_H$			AMD32	00000000$_B$	(R/W)
00000623$_H$			AMD4	0--00000$_B$	(R/W)
00000624$_H$	AMD5			0--00000$_B$	(R/W)
00000625$_H$		DSCR		00000000$_B$	(W)
00000626$_H$ 00000627$_H$			RFCR	--XXXXXX$_B$ 00---000$_B$	(R/W)
00000628$_H$ 00000629$_H$	EPCR0			----1100$_B$ -1111111$_B$	(W)
0000062B$_H$			EPCR1	11111111$_B$	(W)
0000062C$_H$ 0000062D$_H$	DMCR4			00000000$_B$ 0000000-$_B$	(R/W)
0000062E$_H$ 0000062F$_H$		DMCR5		00000000$_B$ 0000000-$_B$	(R/W)
000007FE$_H$		LER		-----000$_B$	(W)
000007FF$_H$			MODR	XXXXXXXX$_B$	(W)

( ) :Access
R/W :Readable and writable
W :Write only
– :Unused
X :Indeterminate

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(V_{SS} = AV_{SS} = 0.0 V)

Parameter		Symbol	Rating		Unit	Remarks
			Min	Max		
Power supply voltage	At 5 V power supply	$V_{CC}5$	V_{SS} – 0.3	V_{SS} + 6.5	V	
		$V_{CC}3$	—	—	V	
	At 3 V power supply	$V_{CC}5$	$V_{CC}3$ – 0.3	V_{SS} + 6.5	V	*1
		$V_{CC}3$	V_{SS} – 0.3	V_{SS} + 3.6	V	*1
Analog supply voltage		AV_{CC}	V_{SS} – 0.3	V_{SS} + 3.6	V	*2
Analog reference voltage		AVRH	V_{SS} – 0.3	V_{SS} + 3.6	V	*2
Analog pin input voltage		V_{IA}	V_{SS} – 0.3	AV_{CC} + 0.3	V	
Input voltage		V_I	V_{SS} – 0.3	$V_{CC}5$ + 0.3	V	
Output voltage		V_O	V_{SS} – 0.3	$V_{CC}5$ + 0.3	V	
“L” level maximum output current		I_{OL}	—	10	mA	*3
“L” level average output current		I_{OLAV}	—	4	mA	*4
“L” level maximum total output current		ΣI_{OL}	—	100	mA	
“L” level average total output current		ΣI_{OLAV}	—	50	mA	*5
“H” level maximum output current		I_{OH}	—	–10	mA	*3
“H” level average output current		I_{OHAV}	—	–4	mA	*4
“H” level maximum total output current		ΣI_{OH}	—	–50	mA	
“H” level average total output current		ΣI_{OHAV}	—	–20	mA	*5
Power consumption		P_D	—	500	mW	
Operating temperature		T_A	–40	+70	°C	
Storage temperature		Tstg	–55	+150	°C	

*1: $V_{CC}5$ must not be less than V_{SS} – 0.3 V.

*2: Care must be taken that AV_{CC} and AVRH do not exceed $V_{CC}5$ + 0.3 V and V_{SS} + 3.6 V.
Also care must be taken that AVRH does not exceed AV_{CC}.

*3: Maximum output current is a peak current value measured at a corresponding pin.

*4: Average output current is an average current for a 100 ms period at a corresponding pin.

*5: Average total output current is an average current for a 100 ms period for all corresponding pins.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(1) At 5 V operation (4.5 V to 5.5 V)

(V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	$V_{CC}5$	4.5	5.5	V	Normal operation
	$V_{CC}5$	*1	*1	V	Retaining the RAM state in stop mode
	$V_{CC}3$	—	—	V	*2
Analog supply voltage	AV_{CC}	V_{SS} + 2.7	V_{SS} + 3.6	V	
Analog reference voltage	AVRH	V_{SS} – 0.3	AV_{CC}	V	
Operating temperature	T_A	–40	+70	°C	
Smoothing capacitor	C_S	0.1	1.0	µF	$V_{CC}3$ pin, *3

*1: At $V_{CC}5$, the RAM state holding is not warranted in stop mode.

*2: $V_{CC}3$ is used for the bypass capacitor pin.

*3: Use the ceramic capacitor or the capacitor whose frequency characteristic is equivalent to that of the ceramic capacitor.
And select the larger capacity bypass capacitor to connect to the power supply ($V_{CC}5$) than C_S.

(2) At 3 V operation (2.7 V to 3.6 V)

(V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	$V_{CC}5$	2.7	3.6	V	Normal operation
	$V_{CC}5$	2.7	3.6	V	Retaining the RAM state in stop mode
	$V_{CC}3$	2.7	3.6	V	*
Analog power supply voltage	AV_{CC}	V_{SS} + 2.7	V_{SS} + 3.6	V	
Analog reference voltage	AVRH	AV_{SS}	AV_{CC}	V	
Operating temperature	T_A	–40	+70	°C	

*: Connect to $V_{CC}5$ for the power supply pin.

- **Connecting to a power supply**





Notes:
- When using PLL, the external clock must be used between 10.0 MHz and 12.5 MHz.
- PLL oscillation stabilizing period > 100 µs
- The setting of internal clock must be within above ranges.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V_{IH}	Input pin except for hysteresis input	—	0.65 × $V_{CC}3$	—	$V_{CC}5$ + 0.3	V	*
	V_{IHS}	$\overline{HST}$, $\overline{NMI}$, $\overline{RST}$, PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7	—	0.8 × $V_{CC}3$	—	$V_{CC}5$ + 0.3	V	Hysteresis input *
"L" level input voltage	V_{IL}	Input other than following symbols	—	V_{SS} – 0.3	—	0.25 × $V_{CC}3$	V	*
	V_{ILS}	$\overline{HST}$, $\overline{NMI}$, $\overline{RST}$, PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7	—	V_{SS} – 0.3	—	0.2 × $V_{CC}3$	V	Hysteresis input *
"H" level output voltage	V_{OH}	D16 to D31, A00 to A24, P60 to P67, P80 to P82, P85, PA1 to PA6, PB0 to PB7, PE0 to PE7, $\overline{PF0}$ to $\overline{PF7}$, $\overline{CS0}$, $\overline{WR0}$	$V_{CC}5$ = 4.5 V I_{OH} = – 4.0 mA	$V_{CC}5$ – 0.5	—	—	V	
			$V_{CC}5$ = $V_{CC}3$ = 2.7 V I_{OH} = – 4.0 mA	$V_{CC}5$ – 0.8	—	—		
"L" level output voltage	V_{OL}	D16 to D31, A00 to A24, P60 to P67, P80 to P82, P85, PA1 to PA6, PB0 to PB7, PE0 to PE7, $\overline{PF0}$ to $\overline{PF7}$, $\overline{CS0}$, $\overline{WR0}$	$V_{CC}5$ = 4.5 V I_{OL} = 4.0 mA	—	—	0.4	V	
			$V_{CC}5$ = $V_{CC}3$ = 2.7 V I_{OL} = 4.0 mA	—	—	0.6		
Input leakage current (High-Z output leakage current)	I_{LI}	D16 to D31, A00 to A23, P80 to P82, P85, PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7	$V_{CC}5$ = 5.5 V 0.45 V < V_I < V_{CC}	–5	—	+5	µA	
			$V_{CC}5$ = $V_{CC}3$ = 3.6 V 0.45 V < V_I < V_{CC}	–5	—	+5		

(Continued)

(Continued)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Pull-up resistance	R_{PULL}	RST	$V_{CC}5$ = 5.5 V V_I = 0.45 V	25	50	100	kΩ	
			$V_{CC}5$ = $V_{CC}3$ = 3.6 V V_I = 0.45 V	60	125	250		
Power supply current	I_{CC}	$V_{CC}5$, $V_{CC}3$	F_C = 12.5 MHz $V_{CC}5$ = 5.5 V	—	75	100	mA	(4 multiplication) Operation at 50 MHz
			F_C = 12.5 MHz $V_{CC}5$ = $V_{CC}3$ = 3.6 V	—	75	100		
	I_{CCS}	$V_{CC}5$, $V_{CC}3$	F_C = 12.5 MHz $V_{CC}5$ = 5.5 V	—	40	60	mA	Sleep mode
			F_C = 12.5 MHz $V_{CC}5$ = $V_{CC}3$ = 3.6 V	—	40	60		
	I_{CCH}	$V_{CC}5$, $V_{CC}3$	T_A = +25°C $V_{CC}5$ = 5.5 V	—	10	100	µA	Stop mode
			T_A = +25°C $V_{CC}5$ = $V_{CC}3$ = 3.6 V	—	10	100		
Input capacitance	C_{IN}	Except for $V_{CC}5$, $V_{CC}3$, AV_{CC}, AV_{SS}, V_{SS}	—	—	10	—	pF	

*: $V_{CC}3$ = 3.3 ±0.2 V (internal regulator output voltage) when using 5 V power supply, $V_{CC}3$ = power supply voltage when using 3 V power supply (internal regulator unused).

4. AC Characteristics

Measurement Conditions

- **$V_{CC}5$ = 5.0 V ±10%**

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
“H” level input voltage	V_{IH}	—	2.4	—	V	
“L” level input voltage	V_{IL}	—	0.8	—	V	
“H” level output voltage	V_{OH}	—	2.4	—	V	
“L” level output voltage	V_{OL}	—	0.8	—	V	



- **$V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V**

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
“H” level input voltage	V_{IH}	—	1/2 × $V_{CC}3$	—	V	
“L” level input voltage	V_{IL}	—	1/2 × $V_{CC}3$	—	V	
“H” level output voltage	V_{OH}	—	1/2 × $V_{CC}3$	—	V	
“L” level output voltage	V_{OL}	—	1/2 × $V_{CC}3$	—	V	



- **Load conditions**



- **Load capacitance - Delay characteristics (Output delay with reference to the internal)**



(1) Clock Timing Rating

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Clock frequency	f_C	X0, X1	When using PLL	10	12.5	MHz	
	f_C	X0, X1	Self-oscillation (divide-by-2 input)	10	25	MHz	
	f_C	X0, X1	External clock (divide-by-2 input)	10	25	MHz	
Clock cycle time	t_C	X0, X1	When using PLL	80	100	ns	
	t_C	X0, X1	—	40	100	ns	
Input clock pulse width	P_{WH}, P_{WL}	X0, X1	—	25	—	ns	Input to X0 only, when using 5 V power supply
	P_{WH}, P_{WL}	X0, X1		10	—	ns	Input to X0, X1
Input clock rising/falling time	t_{CR}, t_{CF}	X0, X1		—	8	ns	(t_{CR} + t_{CF})
Internal operating clock frequency	f_{CP}	—	CPU system	0.625*1	50	MHz	
	f_{CPB}	—	Bus system	0.625*1	25*2	MHz	
	f_{CPP}	—	Peripheral system	0.625*1	25	MHz	
Internal operating clock cycle time	t_{CP}	—	CPU system	20	1600*1	ns	
	t_{CPB}	—	Bus system	40*2	1600*1	ns	
	t_{CPP}	—	Peripheral system	40	1600*1	ns	

*1: These values are for a minimum clock of 10 MHz input to X0, a divide-by-2 system of the source oscillation and a 1/8 gear.

*2: Values when using the doubler and CPU operation at 50 MHz.

- **Clock timing rating measurement conditions**



(2) Clock Output Timing

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Cycle time	t_{CYC}	CLK	—	t_{CP}	—	ns	*1
	t_{CYC}	CLK	Using the doubler	t_{CPB}	—	ns	
CLK ↑ → CLK ↓	t_{CHCL}	CLK	—	1/2 × t_{CYC} – 10	1/2 × t_{CYC} + 10	ns	*2
CLK ↓ → CLK ↑	t_{CLCH}	CLK		1/2 × t_{CYC} – 10	1/2 × t_{CYC} + 10	ns	*3

t_{CP}, t_{CPB} (internal operating clock cycle time): Refer to “(1) Clock Timing Rating.”

*1: t_{CYC} is a frequency for 1 clock cycle including a gear cycle.
Use the doubler when CPU frequency is above 25 MHz.

*2: Rating at a gear cycle of × 1.
When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute “n” in the following equations with 1/2, 1/4, 1/8, respectively.

Min : (1 – n/2) × t_{CYC} – 10
Max : (1 – n/2) × t_{CYC} + 10

Select a gear cycle of × 1 when using the doubler.

*3: Rating at a gear cycle of × 1.
When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute “n” in the following equations with 1/2, 1/4, 1/8, respectively.

Min : n/2 × t_{CYC} – 10

Max : n/2 × t_{CYC} + 10

Select a gear cycle of × 1 when using the doubler.



The relation between the input waveform of source oscillation and the output waveform of CLK pin for configured by CHC/CCK1/CCK0 settings of GCR (gear control register) is as follows:

However, in this chart source oscillation input means X0 input clock.



- **Ceramic oscillator applications**

Recommended circuit (2 contacts)



Recommended circuit (3 contacts)



* : Murata Mfg. Co., Ltd.

- **Discreet type**

Oscillation frequency [MHz]	Model	Load capacitance $C_1 = C_2$ [pF]	Power supply voltage $V_{CC}5$ [V]
5.00 to 6.30	CSA□□□MG	30	2.9 to 5.5
	CST□□□MGW	(30)	
	CSA□□□MG093	30	2.7 to 5.5
	CST□□□MGW093	(30)	
6.31 to 10.0	CSA□□□MTZ	30	2.9 to 5.5
	CST□□□MTW	(30)	
	CSA□□□MTZ093	30	2.7 to 5.5
	CST□□□MTW093	(30)	
10.1 to 13.0	CSA□□□MTZ	30	3.0 to 5.5
	CST□□□MTW	(30)	
	CSA□□□MTZ093	30	2.9 to 5.5
	CST□□□MTW093	(30)	
13.01 to 15.00	CSA□□□□MXZ040	15	3.2 to 5.5
	CST□□□□MXW0C3	(15)	

( ): C_1 and C_2 internally connected 3 contacts type.

(3) Reset/Hardware Standby Input Ratings

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Reset input time	t_{RSTL}	$\overline{RST}$	—	$t_{CP} \times 5$	—	ns	
Hardware standby input time	t_{HSTL}	$\overline{HST}$		$t_{CP} \times 5$	—	ns	

t_{CP} (internal operating clock cycle time): Refer to “(1) Clock Timing Rating.”



(4) Power on Supply Specifications (Power-on Reset)

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Power supply rising time	t_R	V_{CC}	V_{CC} = 5.0 V	50	—	µs	*
	t_R	V_{CC}		—	30	ms	*
	t_R	V_{CC}	V_{CC} = 3.0/3.3 V	50	—	µs	*
	t_R	V_{CC}		—	18	ms	*
Power supply shut off time	t_{OFF}	V_{CC}	—	1	—	ms	Repeated operations

t_C (clock cycle time): Refer to “(1) Clock Timing Rating.”

*: V_{CC} < 0.2 V before the power supply rising



Note: Sudden change in supply voltage during operation may initiate a power-on sequence.
To change supply voltage during operation, it is recommended to smoothly raise the voltage to avoid rapid fluctuations in the supply voltage.





t_{RSTL}: Reset input time

*: Reset can’t be done during regulator stabilizing time.

Note: Set $\overline{RST}$ pin to “L” level when turning on the device, at least the described above duration after the supply voltage reaches Vcc is necessary before turning the $\overline{RST}$ to “H” level.

(5) Normal Bus Access Read/Write Operation

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
$\overline{CS0}$ to $\overline{CS5}$ delay time	t_{CHCSL}	CLK, $\overline{CS0}$ to $\overline{CS5}$	—	—	15	ns	
	t_{CHCSH}	CLK, $\overline{CS0}$ to $\overline{CS5}$		—	15	ns	
Address delay time	t_{CHAV}	CLK, A24 to A00		—	15	ns	
Data delay time	t_{CHDV}	CLK, D31 to D16		—	15	ns	
$\overline{RD}$ delay time	t_{CLRL}	CLK, $\overline{RD}$		—	6	ns	
	t_{CLRH}	CLK, $\overline{RD}$		—	6	ns	
$\overline{WR0}$, $\overline{WR1}$ delay time	t_{CLWL}	CLK, $\overline{WR0}$, $\overline{WR1}$		—	6	ns	
	t_{CLWH}	CLK, $\overline{WR0}$, $\overline{WR1}$		—	6	ns	
Valid address → valid data input time	t_{AVDV}	A24 to A00, D31 to D16		—	$3/2 \times t_{CYC}$ – 25	ns	*1 *2
$\overline{RD}$ ↓→ valid data input time	t_{RLDV}	$\overline{RD}$, D31 to D16		—	t_{CYC} – 10	ns	*1
Data set up → $\overline{RD}$ ↑ time	t_{DSRH}	$\overline{RD}$, D31 to D16		10	—	ns	
$\overline{RD}$ ↑→ data hold time	t_{RHDX}	$\overline{RD}$, D31 to D16		0	—	ns	

t_{CYC} (a cycle time of peripheral system clock): Refer to “(2) Clock Output Timing.”

*1:When bus timing is delayed by automatic wait insertion or RDY input, add ($t_{CYC} \times$ extended cycle number for delay) to this rating.

*2: Rating at a gear cycle of × 1.
When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute “n” in the following equation with 1/2, 1/4, 1/8, respectively.

Equation: $(2 – n/2) \times t_{CYC} – 25$



(6) Ready Input Timing

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
RDY set up time → CLK ↓	t_{RDYS}	RDY, CLK	—	15	—	ns	
CLK ↓→ RDY hold time	t_{RDYH}	RDY, CLK		0	—	ns	



(7) Hold Timing

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
$\overline{BGRNT}$ delay time	t_{CHBGL}	CLK, $\overline{BGRNT}$	—	—	6	ns	
	t_{CHBGH}	CLK, $\overline{BGRNT}$		—	6	ns	
Pin floating → $\overline{BGRNT}$ ↓ time	t_{XHAL}	$\overline{BGRNT}$		t_{CYC} – 10	t_{CYC} + 10	ns	
$\overline{BGRNT}$ ↑→ pin valid time	t_{HAHV}	$\overline{BGRNT}$		t_{CYC} – 10	t_{CYC} + 10	ns	

t_{CYC} (a cycle time of peripheral system clock): Refer to “(2) Clock Output Timing.”

Note : There is a delay time of more than 1 cycle from BRQ input to $\overline{BGRNT}$ change.



(8) Normal DRAM Mode Read/Write Cycle

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
RAS delay time	t_{CLRAH}	CLK, RAS0, RAS1	—	—	6	ns	
	t_{CHRAL}	CLK, RAS0, RAS1		—	6	ns	
CAS delay time	t_{CLCASL}	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
	t_{CLCASH}	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
ROW address delay time	t_{CHRAV}	CLK, A24 to A00		—	15	ns	
COLUMN address delay time	t_{CHCAV}	CLK, A24 to A00		—	15	ns	
$\overline{DW}$ delay time	t_{CHDWL}	CLK, $\overline{DW0}$, $\overline{DW1}$		—	15	ns	
	t_{CHDWH}	CLK, $\overline{DW0}$, $\overline{DW1}$		—	15	ns	
Output data delay time	t_{CHDV1}	CLK, D31 to D16		—	15	ns	
RAS ↓→ valid data input time	t_{RLDV}	RAS0, RAS1, D31 to D16		—	5/2 × t_{CYC} – 16	ns	*1 *2
CAS ↓→ valid data input time	t_{CLDV}	CS0H, CS0L, CS1H, CS1L, D31 to D16		—	t_{CYC} – 17	ns	*1
CAS ↑→ data hold time	t_{CADH}	CS0H, CS0L, CS1H, CS1L, D31 to D16		0	—	ns	

t_{CYC} (a cycle time of peripheral system clock): Refer to “(2) Clock Output Timing.”

*1: When Q1 cycle or Q4 cycle is extended for 1 cycle, add t_{CYC} time to this rating.

*2: Rating at a gear cycle of × 1.
When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute “n” in the following equation with 1/2, 1/4, 1/8, respectively.

Equation: (3 – n/2) × t_{CYC} – 16



(9) Normal DRAM Mode Fast Page Read/Write Cycle

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
RAS delay time	t_{CLRAH}	CLK, RAS0, RAS1	—	—	6	ns	
CAS delay time	t_{CLCASL}	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
	t_{CLCASH}	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
COLUMN address delay time	t_{CHCAV}	CLK, A24 to A00		—	15	ns	
$\overline{DW}$ delay time	t_{CHDWH}	CLK, $\overline{DW0}$, $\overline{DW1}$		—	15	ns	
Output data delay time	t_{CHDV1}	CLK, D31 to D16		—	15	ns	
CAS ↓→ valid data input time	t_{CLDV}	CS0H, CS0L, CS1H, CS1L, D31 to D16		—	t_{CYC} – 17	ns	*
CAS ↑→ data hold time	t_{CADH}	CS0H, CS0L, CS1H, CS1L, D31 to D16		0	—	ns	

t_{CYC} (a cycle time of peripheral system clock): Refer to “(2) Clock Output Timing.”

*: When Q4 cycle is extended for 1 cycle, add t_{CYC} time to this rating.



(10) Single DRAM Timing

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
RAS delay time	t_{CLRAH2}	CLK, RAS0, RAS1	—	—	6	ns	
	t_{CHRAL2}	CLK, RAS0, RAS1			6	ns	
CAS delay time	$t_{CHCASL2}$	CLK, CS0H, CS0L, CS1H, CS1L		—	n/2 × t_{CYC}	ns	
	$t_{CHCASH2}$	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
ROW address delay time	t_{CHRAV2}	CLK, A24 to A00		—	15	ns	
COLUMN address delay time	t_{CHCAV2}	CLK, A24 to A00		—	15	ns	
$\overline{DW}$ delay time	t_{CHDWL2}	CLK, $\overline{DW0}$, $\overline{DW1}$		—	15	ns	
	t_{CHDWH2}	CLK, $\overline{DW0}$, $\overline{DW1}$		—	15	ns	
Output data delay time	t_{CHDV2}	CLK, D31 to D16		—	15	ns	
CAS ↓→ Valid data input time	t_{CLDV2}	CS0H, CS0L, CS1H, CS1L, D31 to D16		—	(1 – n/2) × t_{CYC} – 17	ns	
CAS ↑→ data hold time	t_{CADH2}	CS0H, CS0L, CS1H, CS1L, D31 to D16		0	—	ns	

t_{CYC} (a cycle time of peripheral system clock): Refer to “(2) Clock Output Timing.”



*1: Q4S indicates Q4SR (Read) of Single DRAM cycle or Q4SW (Write) cycle.

*2: - - - - indicates the timing when the bus cycle begins from the high speed page mode.

(11) Hyper DRAM Timing

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
RAS delay time	t_{CLRAH3}	CLK, RAS0, RAS1	—	—	6	ns	
	t_{CHRAL3}	CLK, RAS0, RAS1		—	6	ns	
CAS delay time	$t_{CHCASL3}$	CLK, CS0H, CS0L, CS1H, CS1L		—	n/2 × t_{CYC}	ns	
	$t_{CHCASH3}$	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
ROW address delay time	t_{CHRAV3}	CLK, A24 to A00		—	15	ns	
COLUMN address delay time	t_{CHCAV3}	CLK, A24 to A00		—	15	ns	
$\overline{RD}$ delay time	t_{CHRL3}	CLK, $\overline{RD}$		—	15	ns	
	t_{CHRH3}	CLK, $\overline{RD}$		—	15	ns	
	t_{CLRL3}	CLK, $\overline{RD}$		—	15	ns	
$\overline{DW}$ delay time	t_{CHDWL3}	CLK, $\overline{DW0}$, $\overline{DW1}$		—	15	ns	
	t_{CHDWH3}	CLK, $\overline{DW0}$, $\overline{DW1}$		—	15	ns	
Output data delay time	t_{CHDV3}	CLK, D31 to D16		—	15	ns	
CAS ↓→ valid data input time	t_{CLDV3}	CS0H, CS0L, CS1H, CS1L, D31 to D16		—	t_{CYC} – 17	ns	
CAS ↓→ data hold time	t_{CADH3}	CS0H, CS0L, CS1H, CS1L, D31 to D16		0	—	ns	

t_{CYC} (a cycle time of peripheral system clock): Refer to “(2) Clock Output Timing.”



*1: Q4H indicates Q4HR (Read) of Hyper DRAM cycle or Q4HW (Write) cycle.

*2: .... indicates the timing when the bus cycle begins from the high speed page mode.

(12) CBR Refresh

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
RAS delay time	t_{CLRAH}	CLK, RAS0, RAS1	—	—	6	ns	
	t_{CHRAL}	CLK, RAS0, RAS1		—	6	ns	
CAS delay time	t_{CLCASL}	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
	t_{CLCASH}	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	



(13) Self Refresh

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
RAS delay time	t_{CLRAH}	CLK, RAS0, RAS1	—	—	6	ns	
	t_{CHRAL}	CLK, RAS0, RAS1		—	6	ns	
CAS delay time	t_{CLCASL}	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
	t_{CLCASH}	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	



(14) UART Timing

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t_{SCYC}	—	Internal shift clock mode	8 × t_{CYCP}	—	ns	
SCLK ↓→ SCLK ↑	t_{SCLCH}	—		4 × t_{CYCP} –10	4 × t_{CYCP} +10	ns	
SCLK ↑→ SCLK ↓	t_{SCHCL}	—		4 × t_{CYCP} –10	4 × t_{CYCP} +10	ns	
SCLK ↓→ SOUT delay time	t_{SLOV}	—		–80	+80	ns	
Valid SIN → SCLK ↑	t_{IVSH}	—		100	—	ns	
SCLK ↑→ valid SIN hold time	t_{SHIX}	—		60	—	ns	
Serial clock “H” pulse width	t_{SHSL}	—	External shift clock mode	4 × t_{CYCP}	—	ns	
Serial clock “L” pulse width	t_{SLSH}	—		4 × t_{CYCP}	—	ns	
SCLK ↓→ SOUT delay time	t_{SLOV}	—		—	150	ns	
Valid SIN → SCLK ↑	t_{IVSH}	—		60	—	ns	
SCLK ↑→ valid SIN hold time	t_{SHIX}	—		60	—	ns	

t_{CYCP}: A cycle time of peripheral system clock

Note : This rating is for AC characteristics in CLK synchronous mode.

- **Internal shift clock mode**



- **External shift clock mode**



(15) Trigger System Input Timing

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
A/D start trigger input time	t_{TRGH}, t_{TRGL}	$\overline{ATG}$	—	5 × t_{CYCP}	—	ns	
PWM external trigger input time	t_{TRGH}, t_{TRGL}	TRG0 to TRG3		5 × t_{CYCP}	—	ns	

t_{CYCP}: A cycle time of peripheral system clock



(16) DMA Controller Timing

($V_{CC}5$ = 5.0 V ±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)
($V_{CC}5$ = $V_{CC}3$ = 2.7 V to 3.6 V, V_{SS} = AV_{SS} = 0.0 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
DREQ input pulse width	t_{DRWH}	DREQ0 to DREQ2	—	2 × t_{CYC}	—	ns	
DACK delay time (Normal bus) (Normal DRAM)	t_{CLDL}	CLK, DACK0 to DACK2		—	6	ns	
	t_{CLDH}	CLK, DACK0 to DACK2		—	6	ns	
EOP delay time (Normal bus) (Normal DRAM)	t_{CLEL}	CLK, EOP0 to EOP2		—	6	ns	
	t_{CLEH}	CLK, EOP0 to EOP2		—	6	ns	
DACK delay time (Single DRAM) (Hyper DRAM)	t_{CHDL}	CLK, DACK0 to DACK2		—	n/2 × t_{CYC}	ns	
	t_{CHDH}	CLK, DACK0 to DACK2		—	6	ns	
EOP delay time (Single DRAM) (Hyper DRAM)	t_{CHEL}	CLK, EOP0 to EOP2		—	n/2 × t_{CYC}	ns	
	t_{CHEH}	CLK, EOP0 to EOP2		—	6	ns	

t_{CYC} (a cycle time of peripheral system clock): Refer to “(2) Clock Output Timing.”



5. A/D Converter Block Electrical Characteristics

(AV_{CC} = 2.7 V to 3.6 V, AV_{SS} = 0.0 V, AVRH = 2.7 V, T_A = –40°C to +70°C)

Parameter	Symbol	Pin name	Value			Unit
			Min	Typ	Max	
Resolution	—	—	—	10	10	bit
Total error	—	—	—	—	±4.0	LSB
Linearity error	—	—	—	—	±3.5	LSB
Differentiation linearity error	—	—	—	—	±2.0	LSB
Zero transition voltage	V_{OT}	AN0 to AN3	–1.5	+0.5	+2.5	LSB
Full-scale transition voltage	V_{FST}	AN0 to AN3	AVRH – 4.5	AVRH – 1.5	AVRH + 0.5	LSB
Conversion time	—	—	5.6 *1	—	—	µs
Analog port input current	I_{AIN}	AN0 to AN3	—	0.1	10	µA
Analog input voltage	V_{AIN}	AN0 to AN3	AV_{SS}	—	AVRH	V
Reference voltage	—	AVRH	AV_{SS}	—	AV_{CC}	V
Power supply current	I_A	AV_{CC}	—	4	—	mA
	I_{AH}	AV_{CC}	—	—	5 *2	µA
Reference voltage supply current	I_R	AVRH	—	200	—	µA
	I_{RH}	AVRH	—	—	5 *2	µA
Conversion variance between channels	—	AN0 to AN3	—	—	4	LSB

*1: AV_{CC} = 2.7 V to 3.6 V

*2 Current value for A/D converters not in operation, CPU stop mode (V_{CC} = AV_{CC} = AVRH = 3.6 V)

Notes: • As the absolute value of AVRH decreases, relative error increases.
• Output impedance of external circuit of analog input under following conditions;
Output impedance of external circuit < 10 kΩ.
If output impedance of external circuit is too high, analog voltage sampling time may be too short for accurate sampling (sampling time is 5.6 µs for a machine clock of 25 MHz).

• **Analog input circuit**



R_{ON1} : 0.2 kΩ
R_{ON2} : 1.4 kΩ
R_{ON3} : 1.4 kΩ
R_{ON4} : 0.2 kΩ
C_0 : 16.6 pF
C_1 : 4.0 pF

Note: Listed values are for reference purposes only.

6. A/D Converter Glossary

- Resolution
  The smallest change in analog voltage detected by A/D converter.
- Linearity error
  A deviation of actual conversion characteristic from a line connecting the zero-traction point (between “00 0000 0000” ↔ “00 0000 0001”) to the full-scale transition point (between “11 1111 1110” ↔ “11 1111 1111”).
- Differential linearity error
  A deviation of a step voltage for changing the LSB of output code from ideal input voltage.



$$\text{Linearity error of digital output N} = \frac{V_{NT} - \{1\ \text{LSB} \times (N - 1) + V_{OT}\}}{1\ \text{LSB}}\ [\text{LSB}]$$

$$\text{Differential linearity error of digital output N} = \frac{V_{(N+1)T} - V_{NT}}{1\ \text{LSB}} - 1\ [\text{LSB}]$$

$$1\ \text{LSB} = \frac{V_{FST} - V_{OT}}{1022}\ [\text{V}]$$

V_{OT}: A voltage for causing transition of digital output from $(000)_H$ to $(001)_H$

V_{FST}: A voltage for causing transition of digital output from $(3FE)_H$ to $(3FF)_H$

V_{NT}: A voltage for causing transition of digital output from (N – 1) to N

- Total error
  A difference between actual value and theoretical value. The overall error includes zero-transition error, full-scale transition error and linearity error.



$$\text{Total error of digital output N} = \frac{V_{NT} - \{1\ \text{LSB'} \times (N - 1) + 0.5\ \text{LSB'}\}}{1\ \text{LSB'}}\ [\text{LSB}]$$

$$1\ \text{LSB'}\ (\text{ideal value}) = \frac{\text{AVRH} - \text{AVRL}}{1024}\ [\text{V}]$$

V_{OT}' (ideal value) = AVRL + 0.5 LSB' [V]

V_{FST}' (ideal value) = AVRL – 1.5 LSB' [V]

V_{NT}: A voltage for causing transition of digital output from (N – 1) to N

■ REFERENCE DATA

(1) Operating frequency vs. I_{CC} characteristics

Internal DC - DC regulator is not used ($V_{CC}5 = V_{CC}3 = 3$ V)



Internal DC - DC regulator is used ($V_{CC}5 = 5$ V)



Operating conditions : Source oscillation 12.5 MHz (crystal), PLL is used (50 MHz, 25 MHz, 12.5 MHz)
Gear : CPU = 1/1, Peripherals = 1/1
(Doubler is used for 50MHz, Gear peripherals = 1/2)

(2) V_{CC} vs. I_{CC} characteristics

Internal DC - DC regulator is not used ($V_{CC}5 = V_{CC}3 = 3$ V)



Internal DC - DC regulator is used ($V_{CC}5 = 5$ V)



Operating conditions : Source oscillation 12.5 MHz (crystal), divide-by-2 input, PLL : ON
Gear : CPU = Peripherals

■ ORDERING INFORMATION

Part number	Package	Remarks
MB91101APFV	100-pin Plastic LQFP (FPT-100P-M05)	
MB91101APF	100-pin Plastic QFP (FPT-100P-M06)	

■ PACKAGE DIMENSIONS

100-pin Plastic LQFP
(FPT-100P-M05)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.



Dimensions in mm (inches)
Note : The values in parentheses are reference values.

(Continued)

(Continued)

100-pin Plastic QFP
(FPT-100P-M06)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.



Dimensions in mm (inches)
Note : The values in parentheses are reference values.

FUJITSU LIMITED

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.
The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.
Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0310