

Preliminary DATASHEET

Specifications in this document are tentative and subject to change.

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group RENESAS MCU

REJ03B0312-0010 Rev.0.10 Apr 09, 2010

1. Overview

1.1 Features

The R8C/34W Group, R8C/34X Group, R8C/34Y Group, and R8C/34Z Group of single-chip MCUs incorporate the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/34W Group and R8C/34X Group have a single channel CAN module and are suitable for LAN systems in vehicles and for FA.

The R8C/34Y Group and R8C/34Z Group do not have CAN modules.

The R8C/34W Group and R8C/34Y Group have data flash (1 KB \times 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Automobiles and others

1.1.2 **Specifications**

Tables 1.1 and 1.2 outline the Specifications for R8C/34W Group, tables 1.3 and 1.4 outline the Specifications for R8C/34X Group, tables 1.5 and 1.6 outline the Specifications for R8C/34Y Group, and tables 1.7 and 1.8 outline the Specifications for R8C/34Z Group.

Table 1.1 Specifications for R8C/34W Group (1)

Table 1.1	•	r R8C/34W Group (1)			
Item	Function	Specification			
CPU	Central processing	R8C CPU core			
	unit	Number of fundamental instructions: 89			
		Minimum instruction execution time:			
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)			
		Multiplier: 16 bits × 16 bits → 32 bits			
		• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits			
	5011 5111 5	Operating mode: Single-chip mode (address space: 1 Mbyte)			
Memory	ROM, RAM, Data flash	Refer to Table 1.9 Product List for R8C/34W Group.			
Power Supply	Voltage detection	Power-on reset			
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)			
Detection					
I/O Ports	Programmable I/O	Input-only: 1 pin			
	ports	CMOS I/O ports: 43, selectable pull-up resistor			
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),			
	circuits	High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator			
		Oscillation stop detection: XIN clock oscillation stop detection function			
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16			
		Low power consumption modes:			
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,			
		low-speed on-chip oscillator), wait mode, stop mode			
Interrupts	•	Interrupt vectors: 69			
		• External: 9 sources (INT × 5, key input × 4)			
		Priority levels: 7 levels			
Watchdog Tim	er	• 14 bits x 1 (with prescaler)			
		Reset start selectable			
		Low-speed on-chip oscillator for watchdog timer selectable			
DTC (Data Tra	insfer Controller)	• 1 channel			
		Activation sources: 31			
		Transfer modes: 2 (normal mode, repeat mode)			
Timer	Timer RA	8 bits (with 8-bit prescaler) × 1 Timer mode (period timer), pulse output mode (output level inverted every			
		period), event counter mode, pulse width measurement mode, pulse period			
		measurement mode			
	Timer RB	8 bits (with 8-bit prescaler) × 1			
	Timerite	Timer mode (period timer), programmable waveform generation mode (PWM			
		output), programmable one-shot generation mode, programmable wait one-			
		shot generation mode			
	Timer RC	16 bits (with 4 capture/compare registers) x 1			
		Timer mode (input capture function, output compare function), PWM mode			
		(output 3 pins), PWM2 mode (PWM output pin)			
	Timer RD	16 bits (with 4 capture/compare registers) × 2 Timer mode (input capture function, output compare function), PWM mode			
		(output 6 pins), reset synchronous PWM mode (output three-phase			
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode			
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3			
		mode (PWM output 2 pins with fixed period)			
	Timer RE	8 bits × 1			
		Output compare mode			

Specifications for R8C/34W Group (2) Table 1.2

Item	Function	Specification				
Serial	UART0	1 channel				
Interface		Clock synchronous serial I/O, UART				
	UART2	1 channel				
		Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IEBus), multiprocessor communication function				
Synchronous S	Serial	1 channel				
Communicatio	n Unit (SSU)					
LIN Module		Hardware LIN: 1 (timer RA, UART0)				
CAN Module		1 channel, 16 Mailboxes (conforms to the ISO 11898-1)				
A/D Converter		10-bit resolution x 12 channels, includes sample and hold function, with sweep mode				
Flash Memory		 Programming and erasure voltage: VCC = 2.7 to 5.5 V 				
		Programming and erasure endurance: 10,000 times (data flash)				
		1,000 times (program ROM)				
		Program security: ROM code protect, ID code check				
		Debug functions: On-chip debug, on-board flash rewrite function				
		Background operation (BGO) function (data flash)				
Operating Free	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)				
Voltage						
Current Consu	ımption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)				
Operating Ambient Temperature		-40 to 85°C (J version)				
		-40 to 125°C (K version) (1)				
Package		48-pin LQFP				
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)				

Note:
1. Specify the K version if K version functions are to be used.

Table 1.3 Specifications for R8C/34X Group (1)

Item	Function	Specification			
CPU	Central processing	R8C CPU core			
	unit	Number of fundamental instructions: 89			
		Minimum instruction execution time:			
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)			
		Multiplier: 16 bits × 16 bits → 32 bits			
		 Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits 			
		Operating mode: Single-chip mode (address space: 1 Mbyte)			
Memory	ROM, RAM, Data flash	Refer to Table 1.10 Product List for R8C/34X Group.			
Power Supply	Voltage detection	Power-on reset			
Voltage Detection	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)			
I/O Ports	Programmable I/O	Input-only: 1 pin			
	ports	CMOS I/O ports: 43, selectable pull-up resistor			
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),			
	circuits	High-speed on-chip oscillator (with frequency adjustment function),			
		Low-speed on-chip oscillator			
		Oscillation stop detection: XIN clock oscillation stop detection function			
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16			
		Low power consumption modes:			
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,			
		low-speed on-chip oscillator), wait mode, stop mode			
Interrupts		• Interrupt vectors: 69			
		• External: 9 sources (INT × 5, key input × 4)			
		Priority levels: 7 levels			
Watchdog Tim	er	• 14 bits x 1 (with prescaler)			
		Reset start selectable			
		Low-speed on-chip oscillator for watchdog timer selectable			
DTC (Data Tra	insfer Controller)	• 1 channel			
		Activation sources: 31			
	T=-	Transfer modes: 2 (normal mode, repeat mode)			
Timer	Timer RA	8 bits (with 8-bit prescaler) × 1 Timer mode (period timer), pulse output mode (output level inverted every			
		period), event counter mode, pulse width measurement mode, pulse period measurement mode			
	Timer RB	8 bits (with 8-bit prescaler) × 1			
	Tilliel KD	Timer mode (period timer), programmable waveform generation mode (PWM			
		output), programmable one-shot generation mode, programmable wait one-			
		shot generation mode			
	Timer RC	16 bits (with 4 capture/compare registers) × 1			
		Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)			
	Timer RD	16 bits (with 4 capture/compare registers) × 2			
	Timer ND	Timer mode (input capture function, output compare function), PWM mode			
		(output 6 pins), reset synchronous PWM mode (output three-phase			
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode			
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3			
	T: 05	mode (PWM output 2 pins with fixed period)			
	Timer RE	8 bits x 1 Output compare mode			
	i .	Output compare mode			

Table 1.4 Specifications for R8C/34X Group (2)

Item	Function	Specification			
Serial Interface	UART0	1 channel Clock synchronous serial I/O, UART			
	UART2	1 channel			
		Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IEBus), multiprocessor communication function			
Synchronous S	Serial	1 channel			
Communication	n Unit (SSU)				
LIN Module		Hardware LIN: 1 (timer RA, UART0)			
CAN Module		1 channel, 16 Mailboxes (conforms to the ISO 11898-1)			
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode			
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V			
		Programming and erasure endurance: 100 times (program ROM)			
		Program security: ROM code protect, ID code check			
		Debug functions: On-chip debug, on-board flash rewrite function			
Operating Fred Voltage	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)			
Current Consu	mption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)			
Operating Ambient Temperature		-40 to 85°C (J version)			
		-40 to 125°C (K version) (1)			
Package	•	48-pin LQFP			
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)			

Note:

^{1.} Specify the K version if K version functions are to be used.

Table 1.5 Specifications for R8C/34Y Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		 Multiplier: 16 bits × 16 bits → 32 bits
		 Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits
		Operating mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.11 Product List for R8C/34Y Group.
	flash	·
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)
Detection		
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 43, selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts		Interrupt vectors: 69
		• External: 9 sources (INT × 5, key input × 4)
		Priority levels: 7 levels
Watchdog Tim	er	• 14 bits x 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	• 1 channel
		Activation sources: 31
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits (with 8-bit prescaler) × 1
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
	T: DD	measurement mode
	Timer RB	8 bits (with 8-bit prescaler) x 1 Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits (with 4 capture/compare registers) × 1
	Timorre	Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits (with 4 capture/compare registers) x 2
		Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
	Timer DE	mode (PWM output 2 pins with fixed period) 8 bits x 1
	Timer RE	8 bits x 1 Output compare mode
		Gatpat compare mode

Table 1.6 Specifications for R8C/34Y Group (2)

Item	Function	Specification			
Serial	UART0	1 channel			
Interface		Clock synchronous serial I/O, UART			
	UART2	1 channel			
		Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IEBus), multiprocessor communication function			
Synchronous S	Serial	1 channel			
Communicatio	n Unit (SSU)				
LIN Module		Hardware LIN: 1 (timer RA, UART0)			
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode			
Flash Memory		 Programming and erasure voltage: VCC = 2.7 to 5.5 V 			
		Programming and erasure endurance: 10,000 times (data flash)			
		1,000 times (program ROM)			
		Program security: ROM code protect, ID code check			
		Debug functions: On-chip debug, on-board flash rewrite function			
		Background operation (BGO) function (data flash)			
Operating Free	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)			
Voltage					
Current Consu	mption	Typ. 7 mA (VCC = 5.0 V , $f(XIN) = 20 \text{ MHz}$)			
Operating Ambient Temperature		-40 to 85°C (J version)			
		-40 to 125°C (K version) (1)			
Package	·	48-pin LQFP			
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)			

Note:

1. Specify the K version if K version functions are to be used.

Table 1.7 Specifications for R8C/34Z Group (1)

Item	Function	Specification			
CPU	Central processing	R8C CPU core			
	unit	Number of fundamental instructions: 89			
		Minimum instruction execution time:			
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)			
		Multiplier: 16 bits × 16 bits → 32 bits			
		 Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits 			
		Operating mode: Single-chip mode (address space: 1 Mbyte)			
Memory	ROM, RAM, Data flash	Refer to Table 1.12 Product List for R8C/34Z Group.			
Power Supply	Voltage detection	Power-on reset			
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)			
Detection	Circuit	voltage detection 5 (detection level of voltage detection 1 selectable)			
I/O Ports	Programmable I/O	Input-only: 1 pin			
	ports	CMOS I/O ports: 43, selectable pull-up resistor			
Clock	Clock generation	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),			
	circuits	High-speed on-chip oscillator (with frequency adjustment function),			
		Low-speed on-chip oscillator			
		Oscillation stop detection: XIN clock oscillation stop detection function			
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16			
		Low power consumption modes:			
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,			
		low-speed on-chip oscillator), wait mode, stop mode			
Interrupts	•	Interrupt vectors: 69			
-		• External: 9 sources (INT × 5, key input × 4)			
		Priority levels: 7 levels			
Watchdog Tim	er	• 14 bits x 1 (with prescaler)			
		Reset start selectable			
		Low-speed on-chip oscillator for watchdog timer selectable			
DTC (Data Tra	insfer Controller)	• 1 channel			
		Activation sources: 31			
		Transfer modes: 2 (normal mode, repeat mode)			
Timer	Timer RA	8 bits (with 8-bit prescaler) x 1			
		Timer mode (period timer), pulse output mode (output level inverted every			
		period), event counter mode, pulse width measurement mode, pulse period			
		measurement mode			
	Timer RB	8 bits (with 8-bit prescaler) x 1			
		Timer mode (period timer), programmable waveform generation mode (PWM			
		output), programmable one-shot generation mode, programmable wait one-			
	T: DO	shot generation mode			
	Timer RC	16 bits (with 4 capture/compare registers) × 1 Timer mode (input capture function, output compare function), PWM mode			
		(output 3 pins), PWM2 mode (PWM output pin)			
	Timer RD	16 bits (with 4 capture/compare registers) × 2			
	Timor RD	Timer mode (input capture function, output compare function), PWM mode			
		(output 6 pins), reset synchronous PWM mode (output three-phase			
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode			
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3			
		mode (PWM output 2 pins with fixed period)			
	Timer RE	8 bits x 1			
		Output compare mode			

Table 1.8 Specifications for R8C/34Z Group (2)

Item	Function	Specification		
Serial Interface	UART0	1 channel Clock synchronous serial I/O, UART		
	UART2	1 channel Clock synchronous serial I/O, UART, I ² C mode (I ² C-bus), IE mode (IEBus), multiprocessor communication function		
Synchronous S	Serial	1 channel		
Communication	n Unit (SSU)			
LIN Module		Hardware LIN: 1 (timer RA, UART0)		
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode		
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V		
		Programming and erasure endurance: 100 times (program ROM)		
		Program security: ROM code protect, ID code check		
		Debug functions: On-chip debug, on-board flash rewrite function		
Operating Fred	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)		
Voltage				
Current Consu	mption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)		
Operating Ambient Temperature		-40 to 85°C (J version)		
		-40 to 125°C (K version) (1)		
Package		48-pin LQFP		
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)		

Note:
 1. Specify the K version if K version functions are to be used.

1.2 Product List

Table 1.9 lists Product List for R8C/34W Group, Table 1.10 lists Product List for R8C/34X Group, Table 1.11 lists Product List for R8C/34Y Group, and Table 1.12 lists Product List for R8C/34Z Group.

Table 1.9 Product List for R8C/34W Group

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group

Current of Apr. 2010

Part No.	ROM Capacity		RAM	Package Type	Remarks
Fait No.	Program ROM	Data flash	Capacity	rackage Type	Remarks
R5F21346WJFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	J version
R5F21347WJFP (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0048KB-A	
R5F21348WJFP (D)	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0048KB-A	
R5F2134AWJFP (D)	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	
R5F2134CWJFP (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	
R5F21346WKFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	K version
R5F21347WKFP (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0048KB-A	
R5F21348WKFP (D)	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0048KB-A	
R5F2134AWKFP (D)	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	
R5F2134CWKFP (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	




Figure 1.1 Part Number, Memory Size, and Package of R8C/34W Group

Table 1.10 Product List for R8C/34X Group

Current of Apr. 2010

Part No.	ROM Capacity Program ROM	RAM Capacity	Package Type	Remarks
R5F21346XJFP (D)	32 Kbytes	2.5 Kbytes	PLQP0048KB-A	J version
R5F21347XJFP (D)	48 Kbytes	4 Kbytes	PLQP0048KB-A	
R5F21348XJFP (D)	64 Kbytes	6 Kbytes	PLQP0048KB-A	
R5F2134AXJFP (D)	96 Kbytes	8 Kbytes	PLQP0048KB-A	
R5F2134CXJFP (D)	128 Kbytes	10 Kbytes	PLQP0048KB-A	
R5F21346XKFP (D)	32 Kbytes	2.5 Kbytes	PLQP0048KB-A	K version
R5F21347XKFP (D)	48 Kbytes	4 Kbytes	PLQP0048KB-A	
R5F21348XKFP (D)	64 Kbytes	6 Kbytes	PLQP0048KB-A	
R5F2134AXKFP (D)	96 Kbytes	8 Kbytes	PLQP0048KB-A	
R5F2134CXKFP (D)	128 Kbytes	10 Kbytes	PLQP0048KB-A	




Figure 1.2 Part Number, Memory Size, and Package of R8C/34X Group

Table 1.11 Product List for R8C/34Y Group

Current of Apr. 2010

Part No.	ROM Capacity		RAM	Package Type	Remarks
Pail No.	Program ROM	Data flash	Capacity	Package Type	Remarks
R5F21346YJFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	J version
R5F21347YJFP (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0048KB-A	
R5F21348YJFP (D)	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0048KB-A	
R5F2134AYJFP (D)	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	
R5F2134CYJFP (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	
R5F21346YKFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	K version
R5F21347YKFP (D)	48 Kbytes	1 Kbyte × 4	4 Kbytes	PLQP0048KB-A	
R5F21348YKFP (D)	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0048KB-A	
R5F2134AYKFP (D)	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0048KB-A	
R5F2134CYKFP (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0048KB-A	




Figure 1.3 Part Number, Memory Size, and Package of R8C/34Y Group

Table 1.12 Product List for R8C/34Z Group

Current of Apr. 2010

Part No.	ROM Capacity Program ROM	RAM Capacity	Package Type	Remarks
R5F21346ZJFP (D)	32 Kbytes	2.5 Kbytes	PLQP0048KB-A	J version
R5F21347ZJFP (D)	48 Kbytes	4 Kbytes	PLQP0048KB-A	
R5F21348ZJFP (D)	64 Kbytes	6 Kbytes	PLQP0048KB-A	
R5F2134AZJFP (D)	96 Kbytes	8 Kbytes	PLQP0048KB-A	
R5F2134CZJFP (D)	128 Kbytes	10 Kbytes	PLQP0048KB-A	
R5F21346ZKFP (D)	32 Kbytes	2.5 Kbytes	PLQP0048KB-A	K version
R5F21347ZKFP (D)	48 Kbytes	4 Kbytes	PLQP0048KB-A	
R5F21348ZKFP (D)	64 Kbytes	6 Kbytes	PLQP0048KB-A	
R5F2134AZKFP (D)	96 Kbytes	8 Kbytes	PLQP0048KB-A	
R5F2134CZKFP (D)	128 Kbytes	10 Kbytes	PLQP0048KB-A	




Figure 1.4 Part Number, Memory Size, and Package of R8C/34Z Group

1.3 Block Diagram

Figure 1.5 shows a Block Diagram.




Figure 1.5 Block Diagram

1.4 Pin Assignment

Figure 1.6 shows Pin Assignment (Top View). Tables 1.13 and 1.14 outline the Pin Name Information by Pin Number.




Figure 1.6 Pin Assignment (Top View)

Table 1.13 Pin Name Information by Pin Number (1)

			I/O Pin Functions for Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	CAN Module ⁽²⁾	A/D Converter Voltage Detection Circuit
1		P3_5			(CLK2) (1)	SSCK		
2		P3_3	ĪNT3		CTS2/RTS2	(SSI) (1)/SCS		
3		P3_4			(TXD2)/(SDA2)/ (RXD2)/(SCL2) (1)	SSI/(SCS) (1)		
4	MODE							
5		P4_3						
6		P4_4						
7	RESET							
8	XOUT	P4_7						
9	VSS/AVSS							
10	XIN	P4_6						
11	VCC/AVCC							
12		P2_7		TRDIOD1				
13		P2_6		TRDIOC1				
14		P2_5		TRDIOB1				
15		P2_4		TRDIOA1				
16		P2_3		TRDIOD0				
17		P2_2		TRDIOC0				
18		P2_1		TRDIOB0				
19		P2_0		TRDIOA0/ TRDCLK				
20		P1_7	ĪNT1	(TRAIO) (1)				
21		P1_6			CLK0			
22		P1_5	INT1 ⁽¹⁾	(TRAIO) (1)	RXD0			
23		P1_4		TRCCLK	TXD0			
24		P1_3	KI3	TRBO				AN11
25		P4_5	ĪNT0					ADTRG
26		P6_6	ĪNT2	TRCIOC	(TXD2)/(SDA2) (1)			

Notes:

- 1. This can be assigned to the pin in parentheses by a program.
- 2. Only for the R8C/34W Group and R8C/34X Group.

Pin Name Information by Pin Number (2) **Table 1.14**

			I/O Pin Functions for Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	CAN Module ⁽²⁾	A/D Converter Voltage Detection Circuit
27		P6_7	INT3 (1)	TRCIOD	(RXD2)/(SCL2) (1)			
28		P1_2	KI2	TRCIOB				AN10
29		P1_1	KI1	TRCIOA/ TRCTRG				AN9
30		P1_0	KIO					AN8
31		P3_1		(TRBO) (1)				
32		P3_0		(TRAO) (1)				
33		P6_5	ĪNT4		(CLK2) (1)			
34		P6_4						
35		P6_3						
36		P0_7						AN0
37		P0_6						AN1
38		P0_5						AN2
39		P0_4		TREO				AN3
40		P4_2						VREF
41		P6_0		(TREO) (1)				
42		P6_2					CRX0 (2)	
43		P6_1					CTX0 (2)	
44		P0_3						AN4
45		P0_2						AN5
46		P0_1						AN6
47		P0_0						AN7
48		P3_7		(TRAO) (1)	(TXD2)/(SDA2)/ (RXD2)/(SCL2) (1)	SSO		

- Notes:

 1. This can be assigned to the pin in parentheses by a program.

 2. Only for the R8C/34W Group and R8C/34X Group.

1.5 Pin Functions

Tables 1.15 and 1.16 list Pin Functions.

Table 1.15 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	-	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input pins.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	- 1	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input Note: O: Output

I/O: Input and output

1. Refer to the oscillator manufacturer for oscillation characteristics.

Pin Functions (2) **Table 1.16**

Item	Pin Name	I/O Type	Description
CAN module	CRX0 (1)	I	CAN data input pin
	CTX0 (1)	0	CAN data output pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	AD external trigger input pin
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, P6_0 to P6_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.
Input port	P4_2	I	Input-only ports

I: Input

O: Output

I/O: Input and output

Note:

1. Only in the R8C/34W Group and R8C/34X Group.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 **R8C/34W Group**

Figure 3.1 is a Memory Map of R8C/34W Group. The R8C/34W Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/34W Group


3.2 **R8C/34X Group**

Figure 3.2 is a Memory Map of R8C/34X Group. The R8C/34X Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Size Address 0YYYYh Address ZZZZZh Size Address 0XXXXh R5F21346XJFP, R5F21346XKFP 32 Kbytes 08000h 00DFFh 2.5 Kbytes R5F21347XJFP, R5F21347XKFP 48 Kbytes 04000h 4 Kbytes 013FFh R5F21348XJFP, R5F21348XKFP 64 Kbytes 04000h 13FFFh 6 Kbytes 01BFFh R5F2134AXJFP, R5F2134AXKFP 04000h 1BFFFh 8 Kbytes 023FFh 96 Kbytes R5F2134CXJFP, R5F2134CXKFP 128 Kbytes 04000h 23FFFh 10 Kbytes 02BFFh

Figure 3.2 Memory Map of R8C/34X Group

3.3 **R8C/34Y Group**

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group

Figure 3.3 is a Memory Map of R8C/34Y Group. The R8C/34Y Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.3 Memory Map of R8C/34Y Group


3.4 R8C/34Z Group

Figure 3.4 is a Memory Map of R8C/34Z Group. The R8C/34Z Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



04000h

04000h

1BFFFh

23FFFh

8 Kbytes

10 Kbytes

023FFh

02BFFh

Figure 3.4 Memory Map of R8C/34Z Group

96 Kbytes

128 Kbytes

R5F2134AZJFP, R5F2134AZKFP

R5F2134CZJFP, R5F2134CZKFP

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.17 list the special function registers. Table 4.18 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h	Tratoridog Timor Control Regioter	WB10	001111115
0011h			
0011h		-	+
0012H			
0013h			
0014h	High Spood On Chip Oscillator Control Bogistor 7	FRA7	When shipping
	High-Speed On-Chip Oscillator Control Register 7	FRA/	vvrien snipping
0016h 0017h			
0017h			
0018h			
001Ah 001Bh			
	D (0 D (1 D)	0000	001
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b ⁽³⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h			
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch	, , , , , , , , , , , , , , , , , , ,		77 3
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h	<u> </u>	1 2	
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h (4)
000711	- Shago 2 otoot (togioto) 2	V 5/12	001(4) 00100000b (5)
0025-			00100000100
0035h	Voltage Detection 4.Level Colort Devictor	1/041.0	000004445
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h	V Is 14 15 15 15	VIII 0	(0)
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4)
			1100X011b (5)
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b

X: Undefined Notes: 1. The b

- The blank areas are reserved and cannot be accessed by users.

 The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, Software reset, or watchdog timer reset does not affect this bit.
- The CSPROINI bit in the OFS register is set to 0. 3.
- The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.



SFR Information (2) (1) Table 4.2

Address	Register	Symbol	After reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register	SSUIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch	INITO LA CONTRACTOR DE	INITOIO	VV/0.0V/0.0V
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h 0063h			
0063h 0064h			
0064n 0065h			
0066h			
0067h			
0067H			
0069h			
0069h			
006An			+
006Ch	CANO Successful Reception Interrupt Control Register	CORIC	XXXXX000b
006Dh	CANO Successful Transmission Interrupt Control Register	COTIC	XXXXX000b
006Eh	CANO Receive FIFO Interrupt Control Register	COFRIC	XXXXX000b XXXXX000b
006Fh	CANO Transmit FIFO Interrupt Control Register	COFTIC	XXXXX000b
0070h	CANO Error Interrupt Control Register	COEIC	XXXXX000b
0071h	CANO Wake-up Interrupt Control Register	COWIC	XXXXX000b
0071h	Voltage Monitor 1 Level Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2 Level Interrupt Control Register	VCMP2IC	XXXXX000b
0074h	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-	
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
X: Undefined		•	•

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (3) (1) Table 4.3

Address	Register	Symbol	After reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h	B 10 / Cuvation Control (Cegister	BIOIL	0011
0082h			
0083h			
0084h			
0085h			
0086h			
0087h	DTC Astruction Funds Denistra C	DTOFNO	004
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	UOMR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UARTO Transmit Buffer Register	UOTB	XXh
00A3h	- Office Transmit Ballot Hogistor	0015	XXh
00/\dh	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00/411 00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00001000b
00A5h	UART0 Receive Buffer Register	UORB	XXh
00A0H	OAKTO Receive Bullet Register	OOKB	XXh
	LIARTO Transmit/Deceive Made Decistor	LIOME	
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	HADTOT ://D : O	11000	000040001
0015:	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh			00000010b XXh
00AEh 00AFh	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h	UART2 Transmit/Receive Control Register 1	U2C1	00000010b XXh
00AEh 00AFh 00B0h 00B1h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h 00B1h 00B2h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register	U2C1 U2RB	00000010b XXh XXh
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register	U2C1 U2RB URXDF	00000010b XXh XXh 00h
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00B9h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register UART2 Digital Filter Function Select Register	U2C1 U2RB URXDF	00000010b XXh XXh 00h
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B5h 00B6h 00B7h 00B8h 00B9h 00B9h 00B9h 00B8h	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register UART2 Digital Filter Function Select Register	U2C1 U2RB URXDF URXDF	00000010b XXh XXh 00h 00h 00h
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh 00BCh	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register UART2 Digital Filter Function Select Register UART2 Special Mode Register 5 UART2 Special Mode Register 4 UART2 Special Mode Register 3	U2C1 U2RB URXDF URXDF U2SMR5 U2SMR4 U2SMR3	00000010b XXh XXh 00h 00h 00h 00h 000X0X0Xb
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh	UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register UART2 Digital Filter Function Select Register	U2C1 U2RB URXDF URXDF	00000010b XXh XXh 00h 00h 00h

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

A 1.1			A.C
Address	Register	Symbol	After reset
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h			000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h	1		000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh	1		000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh	1		000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh	1		000000XXb
00D0h			
00D1h			
00D2h			
00D3h		+	
00D4h	A/D Mode Register	ADMOD	00h
00D4h	A/D Input Select Register	ADINSEL	11000000b
00D5h	A/D Control Register 0	ADCON0	00h
00D0h	A/D Control Register 1	ADCON1	00h
00D711	77D Control (Cyloter 1	ADOON	0011
00D0h			
00D9H			
00DAI1			
00DBh			
00DCh			
00DDH			
00DEn			
00E0h	Port P0 Register	DO	VVh
		P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh	Port P6 Register	P6	XXh
00EDh			
00EEh	Port P6 Direction Register	PD6	00h
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh			
00FDh			
00FEh			
00FFh		1	
/ II I C . I	•	•	•

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (5) (1) Table 4.5

Address	Pogintor	Cumbal	After reset
0100h	Register Timer RA Control Register	Symbol TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0100h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh	, , ,		
0110h			
0110H			
0112h			
0113h			
0114h			
0115h			
0116h		1	1
0117h			
0118h	Timer RE Counter Data Register	TRESEC	00h
	Timer RE Compare Data Register		
0119h	Timer RE Compare Data Register	TREMIN	00h
011Ah			
011Bh			
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh	· · · · · · = · · · · · · · · · · · ·		
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0127H	Timer RC General Register A	TRCGRA	FFh
	Timer No General Register A	IRCGRA	
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0.1001	Timer PC Control Register 2	TPCCP2	000440001
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h			
	Timer RD Trigger Control Register	TRDADCR	00h
0136h	Timer ND Trigger Control Register		
0136h		TRDSTR	I 11111100b
0136h 0137h	Timer RD Start Register	TRDSTR	11111100b
0136h 0137h 0138h	Timer RD Start Register Timer RD Mode Register	TRDMR	00001110b
0136h 0137h 0138h 0139h	Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register	TRDMR TRDPMR	00001110b 10001000b
0136h 0137h 0138h 0139h 013Ah	Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register	TRDMR TRDPMR TRDFCR	00001110b 10001000b 10000000b
0136h 0137h 0138h 0139h 013Ah 013Bh	Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1	TRDMR TRDPMR TRDFCR TRDOER1	00001110b 10001000b 10000000b FFh
0136h 0137h 0138h 0139h 013Ah	Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register	TRDMR TRDPMR TRDFCR	00001110b 10001000b 10000000b
0136h 0137h 0138h 0139h 013Ah 013Bh	Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1	TRDMR TRDPMR TRDFCR TRDOER1	00001110b 10001000b 10000000b FFh
0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch 013Dh	Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register	TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2 TRDOCR	00001110b 10001000b 10000000b FFh 01111111b
0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch	Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2	TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2	00001110b 10001000b 10000000b FFh 01111111b

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCRÓ	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h	, and the second		FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh	,		FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0151h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0152h	Timer RD Status Register 1	TRDSR1	110001000b
0153h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0154n	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	111110000b
0156h	Timer RD Counter 1	TRD1	00h
0157h	Time ND Counter 1	INDI	00h
0157H	Timer RD General Register A1	TRDGRA1	FFh
0159h	Timer KD General Register AT	INDGRAI	FFh
0159H	Timer RD General Register B1	TRDGRB1	FFh
015An	Timer KD General Register B1	INDGREI	
015Ch	Timer RD General Register C1	TDDCDC1	FFh
	Timer RD General Register CT	TRDGRC1	FFh FFh
015Dh	T	TDD0001	FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh			FFh
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
017711 0178h			
0179h			
0179H			
017An 017Bh			
017Ch			
017Dh			
017Eh			
017Eh			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

Address	Pagistor	Cumbal	After reset
0180h	Register Timer RA Pin Select Register	Symbol TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h	Timer Pin Select Register	TIMSR	00h
0187h	Timer Fin Select Register	TIIVION	0011
0188h	LIADTO Din Colort Dogistor	U0SR	00h
0189h	UART0 Pin Select Register	UUSK	oon
0189h	LIADTO Din Colort Dogistor O	U2SR0	00h
018Bh	UART2 Pin Select Register 0 UART2 Pin Select Register 1	U2SR0 U2SR1	
			00h
018Ch 018Dh	SSU Pin Select Register	SSUIICSR	00h
	INT later and land Dis Colort Desister	INITOD	OOL
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register	SSTDR	FFh
0195h			FFh
0196h	SS Receive Data Register	SSRDR	FFh
0197h			FFh
0198h	SS Control Register H	SSCRH	00h
0199h	SS Control Register L	SSCRL	01111101b
019Ah	SS Mode Register	SSMR	00010000b
019Bh	SS Enable Register	SSER	00h
019Ch	SS Status Register	SSSR	00h
019Dh	SS Mode Register 2	SSMR2	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			_
01A9h			
01AAh			_
01ABh			
01ACh			+
01ADh			
01ABh			+
01AEH			+
01B0h			+
01B0H			+
01B1fi	Flash Memory Status Register	FST	10000X00b
	i lasif wellioty Status Register	131	100000000
01B3h 01B4h	Flash Momory Control Pogistor 0	FMR0	00h
	Flash Memory Control Register 0 Flash Memory Control Register 1		00h
01B5h		FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
· Undefined			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (8) (1) Table 4.8

Address March Interrupt Register 0 NOTCOM Address March Interrupt Register 0 NOTCOM Address March Interrupt Enable Register 0 OTCOM OTCOM OTCOM OTCOM OTCOM Address March Interrupt Enable Register 1 OTCOM OT		, , , , , , , , , , , , , , , , , , ,		1
OTC				
OCC		Address Match Interrupt Register 0	RMAD0	
OTCSh	01C1h			XXh
OTCSh	01C2h			0000XXXXb
OTC Address Match Interrupt Register		Address Match Interrunt Enable Register 0	AIFR0	
OTCSh	01C3H	Address Match Interrupt Begister 1		
OCC	010411	Address Match Interrupt Register 1	RIVIADI	
OTCPh	01C5h			
OTCPh	01C6h			0000XXXXb
OTC8h	01C7h	Address Match Interrupt Enable Register 1	AIER1	
OTC9h		·		
01CAh 01CCh 01CCD 01CDh 01CEB 01CPh 01CPh 01Dh 01D0h 01Dh 01D3h 01Dh 01D3h 01Dh 01D6h 01Dh 01D6h 01Dh 01D7h 01Dh 01D8h 01Dh 01D8h 01Dh 01D8h 01Dh 01DBh 01Dh 01EBh 01Dh 01EBh 01Eh 01EBh 01Eh 01EBh 01EBh 01EBh 01EBh 01EBh 01EBh 01EBh 01EBh 01EBh 01EBh <td></td> <td></td> <td></td> <td></td>				
OTCBh				
OTCCh 0TCEh OTCEH 0TCEh OTCEH 0TCEH OTCH 0TCEH OTDOR 0TDOR OTDOR 0TDOR OTDAH 0TDAH OTDBH 0TDBH OTDBH 0TDBH OTDBH 0TDBH OTDBH 0TDBH OTDDH 0TDBH OTDDH 0TDBH OTDDH 0TDBH OTDDH 0TDBH OTDDH 0TDBH OTDDH 0TDBH OTEDH 0TDBH OTEDH <td>UTCAN</td> <td></td> <td></td> <td></td>	UTCAN			
OTCDh 01CFh OTCFh 01CFh OTDh 01Dh OTEsh 01Dh OTEsh 01Dh OTEsh 01Esh OTEsh 01Esh OTEsh 01Esh				
OTCER	01CCh			
OTCER	01CDh			
OTOPH				
O1D0h				
0101h 0102h 0102h 0103h 0104h 0105h 0106h 0107h 0108h 0107h 0109h 0107h 0109h 0107h 0108h 0107h 0108h 0107h 0108h 0107h 0107h 0107h 0107h <td></td> <td></td> <td></td> <td></td>				
0102h 0104h 0105h 0106h 0106h 0106h 0107h 0108h 0109h 0109h 0109h 0109h 0100h 0100h 0100h 010h 0100h 01				
O1D3h				
O1D3h	01D2h			
0105h				
O105h				<u>†</u>
O1D6h			+	+
01D7h				
0108h 010Ah 010Bh 010B				
0108h 010Ah 010Bh 010B				
01D9h				
O1DAh				
O1DBh			1	
O1DCh			+	
O1DDh			1	
O1DEh				
O1DEh	01DDh			
O1E0h O1E0h O1E0h O1E1h O0h O1E1h O1E2h O1E2h O1E2h O1E3h O1E4h O1E5h O1E5h O1E5h O1E5h O1E5h O1E5h O1E6h O1E5h O1E6h O1E5h O1E6h O1E5h O1E6h O1E7h O1E8h O1E6h				
01E0h Pull-Up Control Register 0 PUR0 00h 01E1h Pull-Up Control Register 1 PUR1 00h 01E3h Image: Control Register 1 PUR1 00h 01E3h Image: Control Register 1 Image: Control Register 2 Image: Control Register 2 01E3h Image: Control Register 2 Image: Control Register 3 Image: Control Register 3 01E3h Image: Control Register 3 Image: Control Register 3 Image: Control Register 3 01E3h Image: Control Register 3 Image: Control Register 3 Image: Control Register 3 01E3h Image: Control Register 3 Image: Control Register 3 Image: Control Register 3 01E3h Image: Control Register 3 Image: Control Register 4 Image: Control Register 5 Image: Control Register 4 Image: Control Register 4 Image: Control Register 5 Image: Control Register 6 Image: Control Register 7 <td></td> <td></td> <td>+</td> <td>1</td>			+	1
O1E1h		Dull Un Control Bogistor 0	DUDA	00b
01E2h 01E3h 01E4h 01E5h 01E6h 01E6h 01E7h 01E8h 01E9h 01E9h 01E8h 01E9h 01EBh 01ECh 01ECh 01EDh 01EFh 01EFh 01EFh 01F7h 01F3h 01F3h 01F3h 01F3h 01F5h Input Threshold Control Register 0 01F8h VLT0 01F8h 01F8h 01F8h 01F8h 01F8h 01F8h 01F8h 01F8h 01F8h 01F8h 01F9h 01F8h 01F9h 01F8h 01F9h 01F8h 01F9h 01F8h 01F9h 01F9h				
01E3h 01E4h 01E5h 01E6h 01E6h 01E6h 01E6h 01E6h 01E6h 01E6h 01E6h 01E8h 01E8h 01E8h 01E9h 01E6h 01E7h 01F3h 01F3h <td< td=""><td></td><td>Pull-Up Control Register 1</td><td>PUR1</td><td>UUh</td></td<>		Pull-Up Control Register 1	PUR1	UUh
01E4h 01E5h 01E6h 01E7h 01E7h 01E8h 01E9h 01E8h 01EAh 01EBh 01ECh 01EDh 01EDh 01EFh 01FFh 01FFh 01F9h 01FFh 01F9h 01FFh 01F9h 01F9h 01F3h 01F4h 01F5h Input Threshold Control Register 0 01F6h Input Threshold Control Register 1 01F8h 01F9h 01F9h 01FBh 01F9h 01FBh 01F9h 01FBh 01FBh External Input Enable Register 0 01FBh External Input Enable Register 1 01FDh INT Input Filter Select Register 0 01FFh Key Input Enable Register 1 01FFh Key Input Enable Register 0				
01E4h 01E5h 01E6h 01E7h 01E7h 01E8h 01E9h 01E8h 01EAh 01EBh 01ECh 01EDh 01EDh 01EFh 01FFh 01FFh 01F9h 01FFh 01F9h 01FFh 01F9h 01F9h 01F3h 01F4h 01F5h Input Threshold Control Register 0 01F6h Input Threshold Control Register 1 01F8h 01F9h 01F9h 01FBh 01F9h 01FBh 01F9h 01FBh 01FBh External Input Enable Register 0 01FBh External Input Enable Register 1 01FDh INT Input Filter Select Register 0 01FFh Key Input Enable Register 1 01FFh Key Input Enable Register 0	01E3h			
01E5h 01E6h				
01E6h 01E7h 01E8h 01E9h 01E9h <td< td=""><td></td><td></td><td></td><td></td></td<>				
01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01EBh 01EBh 01EBh 01F0h 01F0h 01F1h 01F2h 01F3h 01F4h 01F6h Input Threshold Control Register 0 VLT0 01F8h 01F9h 01F9h 01F9h 01FBh External Input Enable Register 0 INTEN1 01FCh INT Input Filter Select Register 0 INTF 01FBh Key Input Enable Register 0 INTF				
01E8h 01E9h				
01E9h 01EAh 01EBh				
01E9h 01EAh 01EBh	01E8h			
01EAh 01EBh 01ECh 01ECh 01EDh 01EBh 01EEh 01EFh 01EFh 01Fh 01F0h 01F1h 01F2h 01F3h 01F3h 01F5h 01F5h Input Threshold Control Register 0 01F5h Input Threshold Control Register 1 01F8h 01F9h 01F9h 01F9h 01F8h INTEN 01F8h External Input Enable Register 0 01F8h INTEN1 01FCh INT Input Filter Select Register 0 01FDh INT Input Filter Select Register 1 01FEh Key Input Enable Register 0 01FFh KiEN 00h	01E9h			
01EBh 01ECh 01EDh 01EFh 01Fh 01Foh 01F1h 01F3h 01F3h 01F5h Input Threshold Control Register 0 01F6h Input Threshold Control Register 1 01F7h 01F8h 01F9h 01FAh External Input Enable Register 0 INTEN 01FBh External Input Enable Register 1 INTEN1 01FCh INT Input Filter Select Register 0 INTF 01FDh INT Input Filter Select Register 1 INTF1 01FEh Key Input Enable Register 0 KIEN			1	†
01ECh 01EDh 01EFh			+	
01EDh 01EEh 01EFh				<u> </u>
01EEh 01EFh 01F0h				
01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h Input Threshold Control Register 0 VLT0 01F6h Input Threshold Control Register 1 VLT1 01F7h 01F8h 01F9h 01FAh External Input Enable Register 0 INTEN 01FBh External Input Enable Register 1 INTEN1 01FCh INT Input Filter Select Register 0 INTF 01FDh INT Input Filter Select Register 1 INTF1 01FEh Key Input Enable Register 0 KIEN				
01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h Input Threshold Control Register 0 VLT0 01F6h Input Threshold Control Register 1 VLT1 01F7h 01F8h 01F9h 01FAh External Input Enable Register 0 INTEN 01FBh External Input Enable Register 1 INTEN1 01FCh INT Input Filter Select Register 0 INTF 01FDh INT Input Filter Select Register 1 INTF1 01FEh Key Input Enable Register 0 KIEN	01EEh			
01F0h 01F1h 01F2h 01F3h 01F3h 01F4h 01F5h Input Threshold Control Register 0 VLT0 00h 01F6h Input Threshold Control Register 1 VLT1 00h 01F7h 01F8h 01F9h 01F8h 00h 01F9h 01F8h 00h 01F8h 00h 00h 01F8h 01F9h 00h 01F8h 00h 00h </td <td>01FFh</td> <td></td> <td><u> </u></td> <td>†</td>	01FFh		<u> </u>	†
01F1h 01F2h 01F3h 01F3h 01F4h 01F5h 01F5h Input Threshold Control Register 0 01F6h Input Threshold Control Register 1 01F7h 00h 01F8h 01F9h 01FAh External Input Enable Register 0 INTEN 00h 01FBh INTEN1 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h			+	<u> </u>
01F2h 01F3h 01F4h 01F5h 01F5h Input Threshold Control Register 0 VLT0 01F6h Input Threshold Control Register 1 VLT1 01F7h 00h 01F8h 01F9h 01F9h INTEN 01F8h 00h 01F8h INTEN 01F9h INTEN 01F9h INTEN 01F0h INT Input Filter Select Register 1 01F0h INT Input Filter Select Register 0 01F0h INT Input Filter Select Register 1 01F6h Key Input Enable Register 0 01F6h KIEN 00h			+	
01F3h 01F4h 01F4h 01F5h Input Threshold Control Register 0 VLT0 00h 01F6h Input Threshold Control Register 1 VLT1 00h 01F7h 01F8h 01F8h 01F8h 01F9h 01FAh External Input Enable Register 0 INTEN 00h 01F8h External Input Enable Register 1 INTEN1 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh 01FFh VLT0 00h				
01F4h 01F5h Input Threshold Control Register 0 VLT0 00h 01F6h Input Threshold Control Register 1 VLT1 00h 01F7h 01F8h 01F8h 01F9h 01F9h 01FAh External Input Enable Register 0 INTEN 00h 01FBh External Input Enable Register 1 INTEN1 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh O0h O0h O0h	01F2h			
01F4h 01F5h Input Threshold Control Register 0 VLT0 00h 01F6h Input Threshold Control Register 1 VLT1 00h 01F7h 01F8h 01F8h 01F9h 01F9h 01FAh External Input Enable Register 0 INTEN 00h 01FBh External Input Enable Register 1 INTEN1 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh O0h O0h O0h	01F3h			
01F5h Input Threshold Control Register 0 VLT0 00h 01F6h Input Threshold Control Register 1 VLT1 00h 01F7h 01F8h 01F9h 01F9h 01F9h 00h 01F8h External Input Enable Register 0 INTEN 00h 00h 01FBh INTEN1 00h 00				
01F6h Input Threshold Control Register 1 VLT1 00h 01F7h 01F8h 01F8h 01F9h INTEN 00h 01F8h INTEN 00h 01F8h External Input Enable Register 0 INTEN 00h 01F8h External Input Enable Register 1 INTEN1 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh O0h O0h O0h	01F5h	Input Threshold Control Register 0	VITO	100h
01F7h 01F8h 01F9h 01F9h 01FAh External Input Enable Register 0 INTEN 00h 01FBh External Input Enable Register 1 INTEN1 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh O0h O0h O0h	015011	Imput Threshold Control Degister 4	VL10	
01F8h 01F9h 01FAh External Input Enable Register 0 INTEN 00h 01FBh External Input Enable Register 1 INTEN 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh O0h O0h O0h	UTF6N	Imput Threshold Control Register 1	VLIT	UUN
01F8h 01F9h 01FAh External Input Enable Register 0 INTEN 00h 01FBh External Input Enable Register 1 INTEN 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh O0h O0h O0h	01F7h		<u> </u>	
01F9h 01FAh External Input Enable Register 0 INTEN 00h 01FBh External Input Enable Register 1 INTEN1 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh O1FFh O1FFh O1FFh O1FFh	01F8h			
01FAh External Input Enable Register 0 INTEN 00h 01FBh External Input Enable Register 1 INTEN1 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh O0h O0h O0h	01F9h			
01FBh External Input Enable Register 1 INTEN1 00h 01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh O1FFh O1FFh O1FFh	01546	External Input Enable Register 0	INTEN	00h
01FCh INT Input Filter Select Register 0 INTF 00h 01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh O1FFh O1FFh O1FFh O1FFh	OTEDE	External Input Enable Degister 4	INTENA	
01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh INTF1 INTF1 </td <td>UTFBh</td> <td>External input Enable Register 1</td> <td>INTENT</td> <td></td>	UTFBh	External input Enable Register 1	INTENT	
01FDh INT Input Filter Select Register 1 INTF1 00h 01FEh Key Input Enable Register 0 KIEN 00h 01FFh INTF1 INTF1 </td <td>01FCh</td> <td>INT Input Filter Select Register 0</td> <td>INTF</td> <td></td>	01FCh	INT Input Filter Select Register 0	INTF	
01FEh Key Input Enable Register 0 KIEN 00h 01FFh Image: Control of the con	01FDh	INT Input Filter Select Register 1	INTF1	
01FFh	01FFh	Key Input Enable Register 0	KIEN	
	01FFh	-,	·-··	1
V 11 1 2 1	V. Undefined			L

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (9) (1) Table 4.9

14510 4.5	of it information (5)		
Address	Register	Symbol	After reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h			
2C06h			
2C07h			
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
•	DTC Transfer Vector Area	<u>. </u>	XXh
:	DTC Transfer Vector Area		XXh
2C3Ah			
2C3Bh			
2C3Ch			
2C3Dh			
2C3Eh			
2C3Fh			
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h	D TO COMMON DAMA E	51052	XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h	DIO CONTO Data 3	БТОВЗ	XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h	DIO Control Data 4	51004	XXh
2C62h			XXh
2C62f1 2C63h			XXh
2C64h			XXh
2C64f1			XXh
2C66h			XXh
2C67h			XXh
2C67h	DTC Control Data 5	DTCD5	XXh
2C69h	DTC Control Data 5	PICDS	XXh
2C69h 2C6Ah			
			XXh
2C6Bh			XXh
2C6Ch 2C6Dh			XXh
ı ZUBUN			
			XXh
2C6Eh 2C6Fh			XXh XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (10) (1) **Table 4.10**

14510 4.10	. ,		A 61
Address	Register	Symbol	After reset
	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
	DTC Control Data 8	DTCD8	XXh
2C81h	510 Control Bata 6	B1000	XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h		57000	XXh
	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
	DTC Control Data 11	DTCD11	XXh
2C99h	ore control bata 11	2.02	XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
			XXh
2C9Eh			AAII VVb
2C9Fh	DTC Control Data 12	DTOD40	XXh
	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh
Y: Undefined			77711

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (11) (1) **Table 4.11**

Address	Register	Symbol	After reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB0ff 2CB1h	DIC Control Data 14	DICD14	XXh
2CB1II	1		XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h	DTO CONIIOI Data 13	D10D13	XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h	B TO COMMON BANKA TO	2.02.0	XXh
2CC2h	1		XXh
2CC3h	1		XXh
2CC4h	1		XXh
2CC5h			XXh
2CC6h	1		XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh

X: Undefined Note:

The blank areas are reserved and cannot be accessed by users.

SFR Information (12) (1) **Table 4.12**

Address	Register	Symbol	After reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h	5 . 6 6 6 m 6 . 5 m 6 . 5 m 6 . 5 m 6 . 5 m 6 . 5 m 6 . 5 m 6 . 5 m 6 . 5 m 6 . 5 m 6 . 5 m 6 . 5 m 6 . 5 m 6 .	5.0522	XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
2D01h			
:			
2E00h	CAN0 Mailbox 0 : Message ID	C0MB0	XXXX XXXXh
2E01h	O THO MIGHOON O . MICOSOGGE ID	COMIDO	7000 700011
2E02h 2E03h			
2E04h			100
2E05h	CAN0 Mailbox 0 : Data length		XXh
2E06h	CAN0 Mailbox 0 : Data field		XXXX XXXX
2E07h			XXXX XXXXh
2E08h			
2E09h			
2E0Ah			
2E0Bh			
2E0Ch			
2E0Dh			
2E0Eh	CAN0 Mailbox 0 : Time stamp		XXXXh
2E0Fh	O'N TO Mailbox 0 . Timo damp		700001
2E10h	CAN0 Mailbox 1 : Message ID	C0MB1	XXXX XXXXh
2E11h	CANO Malibox 1 : Message ID	COIVIDT	^^^^
2E12h			
2E13h			
2E14h			
2E15h	CAN0 Mailbox 1 : Data length		XXh
2E16h	CAN0 Mailbox 1 : Data field		XXXX XXXX
2E17h			XXXX XXXXh
2E18h			
2E19h			
2E1Ah			
2E1Bh			
2E1Ch			
2E1Dh			
2E1Eh	CAN0 Mailbox 1 : Time stamp		XXXXh
2E1Fh			
	CAN0 Mailbox 2 : Message ID	C0MB2	XXXX XXXXh
	Ontro Malibox 2. Message ID	CONIDE	AAAA AAAAH
2E21h 2E22h			
2E23h			
2E24h			200
2E25h	CAN0 Mailbox 2 : Data length		XXh
2E26h	CAN0 Mailbox 2 : Data field		XXXX XXXX
2E27h			XXXX XXXXh
2E28h			
2E29h			
2E2Ah			
2E2Bh			
2E2Ch			
2E2Dh			
2E2Eh	CAN0 Mailbox 2 : Time stamp		XXXXh
	OANO Malibux 2 . Time Stamp		^^^^!
2E2Fh			

X : Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (13) (1) **Table 4.13**

	5		1 46
Address	Register	Symbol	After reset
2E30h	CAN0 Mailbox 3 : Message ID	C0MB3	XXXX XXXXh
2E31h			
2E32h			
2E33h			
2E34h			
2E35h	CAN0 Mailbox 3 : Data length		XXh
2E36h	CAN0 Mailbox 3 : Data field		XXXX XXXX
2E37h			XXXX XXXXh
2E38h	1		700007000011
2E39h	†		
2E3Ah	+		
2E3Bh	-		
2E3Ch	-		
2E3Dh	-		
	CANO Mailhay2 : Time atoms		XXXXh
2E3Eh	CAN0 Mailbox3 : Time stamp		AAAN
2E3Fh	CANION III A M ID	COMPA	2000/2000/
2E40h	CAN0 Mailbox4 : Message ID	C0MB4	XXXX XXXXh
2E41h	-		
2E42h			
2E43h			
2E44h			
2E45h	CAN0 Mailbox4 : Data length		XXh
2E46h	CAN0 Mailbox4 : Data field		XXXX XXXX
2E47h			XXXX XXXXh
2E48h	1		
2E49h	1		
2E4Ah	1		
2E4Bh	1		
2E4Ch	+		
2E4Dh	-		
2E4Eh	CAN0 Mailbox4 : Time stamp		XXXXh
	CANO Malibox4 . Time stamp		^^^
2E4Fh	L CANIO Maille au F. Managara ID	COMPE	VVVV VVVVI
2E50h	CAN0 Mailbox5 : Message ID	C0MB5	XXXX XXXXh
2E51h			
2E52h			
2E53h			
2E54h			
2E55h	CAN0 Mailbox5 : Data length		XXh
2E56h	CAN0 Mailbox5 : Data field		XXXX XXXX
2E57h			XXXX XXXXh
2E58h	1		
2E59h	1		
2E5Ah	1		
2E5Bh	1		
2E5Ch	1		
2E5Dh	†		
2E5Eh	CAN0 Mailbox5 : Time stamp		XXXXh
2E5Fh	- The mailboxo . Tillio stamp		777711
2E60h	CAN0 Mailbox6 : Message ID	C0MB6	XXXX XXXXh
2E61h	or in to mailboxo . Micoodge ib	Solvibo	WWW.WWII
2E62h	-		
2E63h	-		
2E64h	CANO Maille and a Data law of		VVI-
2E65h	CANO Mailbox6 : Data length		XXh
2E66h	CAN0 Mailbox6 : Data field		XXXX XXXX
2E67h			XXXX XXXXh
2E68h	_		
2E69h			
2E6Ah			
OF OR			
2E6Bh			1
2E6Bh 2E6Ch			
2E6Ch	CAN0 Mailbox6 : Time stamp		XXXXh
2E6Ch 2E6Dh	CAN0 Mailbox6 : Time stamp		XXXXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (14) (1) **Table 4.14**

Address	Register	Symbol	After reset
2E70h	CAN0 Mailbox7 : Message ID	C0MB7	XXXX XXXXh
2E71h			
2E72h			
2E73h	1		
2E74h			
2E75h	CAN0 Mailbox7 : Data length		XXh
			XXXX XXXX
2E76h	CAN0 Mailbox7 : Data field		
2E77h			XXXX XXXXh
2E78h			
2E79h			
2E7Ah			
2E7Bh	1		
2E7Ch	-		
2E7Dh	-		
	CANOM-III7 . Timet		VVVVI
2E7Eh	CAN0 Mailbox7 : Time stamp		XXXXh
2E7Fh			
2E80h	CAN0 Mailbox8 : Message ID	C0MB8	XXXX XXXXh
2E81h]		
2E82h	1		
2E83h	1		
2E84h			
	CANO Mailbox 9 : Data longth		VVh
2E85h	CANO Mailbox8 : Data length		XXh
2E86h	CAN0 Mailbox8 : Data field		XXXX XXXX
2E87h			XXXX XXXXh
2E88h			
2E89h			
2E8Ah	1		
2E8Bh	1		
2E8Ch	-		
	4		
2E8Dh	CANON W. C. T.		20004
2E8Eh	CAN0 Mailbox8 : Time stamp		XXXXh
2E8Fh			
2E90h	CAN0 Mailbox9 : Message ID	C0MB9	XXXX XXXXh
2E91h	1		
2E92h	1		
2E93h	1		
2E94h	CANO Maille and a Data law atte		VVI-
2E95h	CAN0 Mailbox9 : Data length		XXh
2E96h	CAN0 Mailbox9 : Data field		XXXX XXXX
2E97h			XXXX XXXXh
2E98h			
2E99h	1		
2E9Ah	1		
2E9Bh	1		
2E9Ch	4		
	4		
2E9Dh			
2E9Eh	CAN0 Mailbox9 : Time stamp		XXXXh
2E9Fh		<u> </u>	
2EA0h	CAN0 Mailbox10 : Message ID	C0MB10	XXXX XXXXh
2EA1h	1		
2EA2h	1		
2EA3h	1		
2EA4h	LOANOM 'II. 40 D. i. i. ii.		N/A
2EA5h	CAN0 Mailbox10 : Data length		XXh
2EA6h	CAN0 Mailbox10 : Data field		XXXX XXXX
2EA7h			XXXX XXXXh
2EA8h	1		
2EA9h	†		
2EAAh	1		
2EABh	-		
2EACh			
2EACh 2EADh			
2EACh	CAN0 Mailbox10 : Time stamp		XXXXh
2EACh 2EADh	CAN0 Mailbox10 : Time stamp		XXXXh

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (15) (1) **Table 4.15**

A 1 :			A (:
Address	Register	Symbol	After reset
2EB0h	CAN0 Mailbox11 : Message ID	C0MB11	XXXX XXXXh
2EB1h		1	
2EB2h			
2EB3h		1	
2EB4h			
2EB5h	CAN0 Mailbox11 : Data length		XXh
2EB6h	CAN0 Mailbox11 : Data field		XXXX XXXX
2EB7h			XXXX XXXXh
2EB8h			7000 700011
2EB9h	†		
2EBAh	=		
2EBBh	=		
2EBCh	-		
2EBDh	-		
2EBEh	CANO Mailhay11 : Time atoms		XXXXh
	CAN0 Mailbox11 : Time stamp		*****
2EBFh	CANCAL III 40 M	0011010	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
2EC0h	CAN0 Mailbox12 : Message ID	C0MB12	XXXX XXXXh
2EC1h	4	1	
2EC2h		1	
2EC3h			
2EC4h			
2EC5h	CAN0 Mailbox12 : Data length		XXh
2EC6h	CAN0 Mailbox12 : Data field		XXXX XXXX
2EC7h		1	XXXX XXXXh
2EC8h		1	1
2EC9h	1	1	
2ECAh	1	1	
2ECBh			
2ECCh	=		
2ECDh	4	1	
2ECEh	CAN0 Mailbox12 : Time stamp		XXXXh
2ECFh	Onivo Malibox 12. Tillie Starrip	1	^^^
2ED0h	CANO Mailbox13 : Massago ID	C0MB13	XXXX XXXXh
	CAN0 Mailbox13 : Message ID	COMB13	XXXX XXXXN
2ED1h	4	1	
2ED2h	4	1	
2ED3h			
2ED4h			
2ED5h	CAN0 Mailbox13 : Data length		XXh
2ED6h	CAN0 Mailbox13 : Data field	1	XXXX XXXX
2ED7h		1	XXXX XXXXh
2ED8h		1	
2ED9h		1	
2EDAh			
2EDBh	1	1	
2EDCh	1	1	
2EDDh	1	1	
		l l	
	CANO Mailbox13 : Time stamp		XXXXh
2EDEh	CAN0 Mailbox13 : Time stamp		XXXXh
2EDEh 2EDFh		COMB14	
2EDEh 2EDFh 2EE0h	CAN0 Mailbox13 : Time stamp CAN0 Mailbox14 : Message ID	C0MB14	XXXXh XXXX XXXXh
2EDEh 2EDFh 2EE0h 2EE1h		C0MB14	
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h		C0MB14	
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h		C0MB14	
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h	CAN0 Mailbox14 : Message ID	C0MB14	XXXX XXXXh
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h	CAN0 Mailbox14 : Message ID CAN0 Mailbox14 : Data length	C0MB14	XXXX XXXXh
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h 2EE6h	CAN0 Mailbox14 : Message ID	C0MB14	XXXX XXXXh XXh XXXX XXXX
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h 2EE6h 2EE7h	CAN0 Mailbox14 : Message ID CAN0 Mailbox14 : Data length	C0MB14	XXXX XXXXh
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h 2EE6h 2EE6h 2EE7h 2EE8h	CAN0 Mailbox14 : Message ID CAN0 Mailbox14 : Data length	C0MB14	XXXX XXXXh XXh XXXX XXXX
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h 2EE6h 2EE6h 2EE7h	CAN0 Mailbox14 : Message ID CAN0 Mailbox14 : Data length	COMB14	XXXX XXXXh XXh XXXX XXXX
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h 2EE6h 2EE7h 2EE8h 2EE8h	CAN0 Mailbox14 : Message ID CAN0 Mailbox14 : Data length	COMB14	XXXX XXXXh XXh XXXX XXXX
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h 2EE6h 2EE6h 2EE7h	CAN0 Mailbox14 : Message ID CAN0 Mailbox14 : Data length	COMB14	XXXX XXXXh XXh XXXX XXXX
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h 2EE6h 2EE7h 2EE8h 2EE8h	CAN0 Mailbox14 : Message ID CAN0 Mailbox14 : Data length	C0MB14	XXXX XXXXh XXh XXXX XXXX
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h 2EE6h 2EE7h 2EE8h 2EE9h 2EE9h	CAN0 Mailbox14 : Message ID CAN0 Mailbox14 : Data length	COMB14	XXXX XXXXh XXh XXXX XXXX
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h 2EE6h 2EE7h 2EE8h 2EE9h 2EEBh 2EEBh	CAN0 Mailbox14 : Message ID CAN0 Mailbox14 : Data length	COMB14	XXXX XXXXh XXh XXXX XXXX
2EDEh 2EDFh 2EE0h 2EE1h 2EE2h 2EE3h 2EE4h 2EE5h 2EE6h 2EE7h 2EE8h 2EE9h 2EEBh 2EEBh 2EEBh 2EEBh	CAN0 Mailbox14 : Message ID CAN0 Mailbox14 : Data length CAN0 Mailbox14 : Data field	COMB14	XXXX XXXXh XXh XXXX XXXXX XXXX XXXXX

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (16) (1) **Table 4.16**

Address	Register	Symbol	After reset
2EF0h	CAN0 Mailbox15 : Message ID	C0MB15	XXXX XXXXh
2EF1h			
2EF2h	1		1
	1		
2EF3h			
2EF4h			
2EF5h	CAN0 Mailbox15 : Data length	1	XXh
2EF6h	CANO Mailbox15 : Data field	-	XXXX XXXX
	CANO Malibox15: Data field		
2EF7h			XXXX XXXXh
2EF8h			
2EF9h	1		
2EFAh	4		
2EFBh			
2EFCh			
2EFDh	1		
2EFEh	CAN0 Mailbox15 : Time stamp	1	XXXXh
	CANO Malibox 10. Time stamp		XXXXII
2EFFh			
2F00h			
2F01h			
2F02h		i	
2F03h			+
			1
2F04h			
2F05h			
2F06h			
2F07h			†
		+	1
2F08h		<u> </u>	1
2F09h		<u> </u>	
2F0Ah			
2F0Bh			
2F0Ch		+	+
2F0Dh		1	
2F0Eh			
2F0Fh			
	CAN0 Mask Register 0	C0MKR0	XXXX XXXXh
2F10h	CANU Wask Register o	CUIVIKRU	^^^^
2F11h			
2F12h			
2F13h	1		
2F14h	CANO Mook Degister 1	COMKD4	VVVV VVVVh
	CAN0 Mask Register 1	C0MKR1	XXXX XXXXh
2F15h			
2F16h			
2F17h	1		
2F18h	CANO Mook Dogistor 2	C0MKR2	XXXX XXXXh
	CAN0 Mask Register 2	CUMRRZ	XXXX XXXXN
2F19h			
2F1Ah			
2F1Bh	1		
	CANO Mask Degister 2	C0MKR3	XXXX XXXXh
2F1Ch	CAN0 Mask Register 3	CUIVIKKS	^^^^
2F1Dh			
2F1Eh			
2F1Fh	1		
2F20h	CAN0 FIFO Received ID Compare Register 0	C0FIDCR0	XXXX XXXXh
	Onno i ii O neceived ib compare negister o	טאטעו וויט	^^^^
2F21h			1
2F22h			1
2F23h			1
2F24h	CAN0 FIFO Received ID Compare Register 1	C0FIDCR1	XXXX XXXXh
2F25h	S. 1. C. I. C. I. Control ID. Compare Register 1	301 1301(1	.5000,700001
2F26h			1
2F27h			
2F28h			
2F29h		<u> </u>	1
	CANO Marili Investid Desistes	COMICINAL D	VVVVI
2F2Ah	CAN0 Mask Invalid Register	C0MKIVLR	XXXXh
2F2Bh		<u> </u>	
2F2Ch			1
2F2Dh	 		†
	CANO Mailbox Interrupt Enable Desigter	COMIED	VVVVh
2F2Eh	CAN0 Mailbox Interrupt Enable Register	C0MIER	XXXXh
2F2Fh	<u> </u>	<u> </u>	<u> </u>
2F30h	CAN0 Message Control Register 0	C0MCTL0	00h
2F31h	CAN0 Message Control Register 1	C0MCTL1	00h
2F32h	CANO Message Control Register 2	COMCTL1	
			00h
2F33h	CAN0 Message Control Register 3	C0MCTL3	00h
2F34h	CAN0 Message Control Register 4	C0MCTL4	00h
2F35h	CAN0 Message Control Register 5	C0MCTL5	00h
2F36h	CAN0 Message Control Register 6	C0MCTL6	00h
∠r30∏	LOANO MESSAGE CONTION REGISTER O	COIVICTE	
2F37h	CAN0 Message Control Register 7	C0MCTL7	00h
2F38h	CAN0 Message Control Register 8	C0MCTL8	00h
2F39h	CAN0 Message Control Register 9	C0MCTL9	00h
	CANO Message Control Register 10		
2F3Ah		C0MCTL10	00h
X: Undefined			

X : Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.17 SFR Information (17) (1)

Address	Register	Symbol	After reset
2F3Bh	CAN0 Message Control Register 11	C0MCTL11	00h
2F3Ch	CAN0 Message Control Register 12	C0MCTL12	00h
2F3Dh	CAN0 Message Control Register 13	C0MCTL13	00h
2F3Eh	CAN0 Message Control Register 14	C0MCTL14	00h
2F3Fh	CAN0 Message Control Register 15	C0MCTL15	00h
2F40h	CAN0 Control Register	C0CTLR	0000 0101b
2F41h			0000 0000b
2F42h	CAN0 Status Register	COSTR	0000 0101b
2F43h			0000 0000b
2F44h	CAN0 Bit Configuration Register	C0BCR	00 0000h
2F45h			
2F46h			
2F47h			
2F48h	CAN0 Receive FIFO Control Register	C0RFCR	1000 0000b
2F49h	CAN0 Receive FIFO Pointer Control Register	C0RFPCR	XXh
2F4Ah	CAN0 Transmit FIFO Control Register	C0TFCR	1000 0000b
2F4Bh	CAN0 Transmit FIFO Pointer Control Register	C0TFPCR	XXh
2F4Ch	CAN0 Error Interrupt Enable Register	C0EIER	00h
2F4Dh	CAN0 Error Interrupt Factor Judge Register	C0EIFR	00h
2F4Eh	CAN0 Reception Error Count Register	C0RECR	00h
2F4Fh	CAN0 Transmission Error Count Register	C0TECR	00h
2F50h	CAN0 Error Code Store Register	C0ECSR	00h
2F51h	CAN0 Channel Search Support Register	C0CSSR	XXh
2F52h	CAN0 Mailbox Search Status Register	C0MSSR	1000 0000b
2F53h	CAN0 Mailbox Search Mode Register	COMSMR	00h
2F54h	CAN0 Time Stamp Register	C0TSR	0000h
2F55h]		
2F56h	CAN0 Acceptance Filter Support Register	C0AFSR	XXXXh
2F57h]		
2F58h	CAN0 Test Control Register	C0TCR	00h
<u> </u>		1	
2FFFh		1	1

X: Undefined

Table 4.18 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
:		<u> </u>	•
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:	•		•
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:	Line		I (N. 1 . 0)
FFF3h	ID5		(Note 2)
:	LIDC		[(NI=4= 0)
FFF7h	ID6		(Note 2)
FFFBh	I ID7		(Note 2)
FFFBII	וטו		(Note 2)
FFFFh	Option Function Select Register	OFS	(Note 1)
	Option i dilotion coloct regiotal	010	(11010-1)

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
 Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
 - when factory-programming products are shipped, the value of the option function select area is set to FFh.

 When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
- 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



^{1.} The blank areas are reserved and cannot be accessed by users.

5. **Electrical Characteristics**

Table 5.1 **Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage (1)		-0.3 to Vcc + 0.3	V
IIN	Input current (1)	(2, 3, 4)	-4 to 4	mA
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	ower dissipation $-40 \text{ °C} \leq \text{T}_{\text{opr}} < 85 \text{ °C}$		mW
			mW	
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

- 1. Meet the specified range for the input voltage or the input current.
- Applicable ports: P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6
 The total input current must be 12 mA or less.
- 4. Even if no voltage is supplied to Vcc, the input current may cause the MCU to be powered on and operate. When a voltage is supplied to Vcc, the input current may cause the supply voltage to rise. Since operations in any cases other than above are not guaranteed, use the power supply circuit in the system to ensure the supply voltage for the MCU is stable within the specified range.

Table 5.2 Recommended Operating Conditions (1)

Cumbal		De	rameter		Conditions		Standard		Unit
Symbol		Га	ırameter		Conditions	Min.	Тур.	Max.	Offic
Vcc/AVcc	Supply voltage					2.7	-	5.5	V
Vss/AVss	Supply voltage					_	0	=	V
VIH	Input "H" voltage	Other tha	an CMOS inpu	t		0.8 Vcc	=	Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	=	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0.55 Vcc	-	Vcc	V
			function	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	-	Vcc	V
			(I/O port)	: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	=	Vcc	V
				•	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	=	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	-	Vcc	V
		External	clock input (XOUT)		1.2	=	Vcc	V
VIL	Input "L" voltage	Other tha	an CMOS inpu	t		0	=	0.2 Vcc	V
		input sv fu	put switching : 0.35 Vcc		4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.2 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	-	0.2 Vcc	V
				•	4.0 V ≤ Vcc ≤ 5.5 V	0	=	0.4 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	_	0.3 Vcc	V
				4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.55 Vcc	V	
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.45 Vcc	V
		External	clock input (XOUT)		0	-	0.4	V
IOH(sum)	Peak sum output	"H"	Sum of all p	ins IOH(peak)		_	-	-80	mΑ
IOH(sum)	Average sum outp	ut "H"	Sum of all p	ins IOH(avg)		_	_	-40	mA
IOH(peak)	Peak output "H" o	urrent				_	-	-10	mΑ
IOH(avg)	Average output "I	-l" current				_	-	-5	mA
IOL(sum)	Peak sum output	"L"	Sum of all p	ins IOL(peak)		_	-	80	mΑ
IOL(sum)	Average sum outp	out "L"	Sum of all p	ins IOL(avg)		_	=	40	mA
IOL(peak)	Peak output "L" c	urrent	•			_	-	10	mA
IOL(avg)	Average output "l	_" current				_	-	5	mA
f(XIN)	XIN clock input or	scillation f	requency		2.7 V ≤ Vcc ≤ 5.5 V	-	=	20	MHz
fOCO40M	When used as the	e count so	ource for time	r RC or timer RD	2.7 V ≤ Vcc ≤ 5.5 V	32	-	40	MHz
fOCO-F	fOCO-F frequenc	у			2.7 V ≤ Vcc ≤ 5.5 V	_	-	20	MHz
_	System clock free	quency			2.7 V ≤ Vcc ≤ 5.5 V	_	-	20	MHz
f(BCLK)	CPU clock freque	ency			2.7 V ≤ Vcc ≤ 5.5 V	_	-	20	MHz

^{1.} Vcc = 2.7 to 5.5 V at $T_{opr} = -40$ to 85° C (J version) / -40 to 125° C (K version), unless otherwise specified.

^{2.} The average output current indicates the average value of current measured during 100 ms.

Table 5.3 Recommended Operating Conditions (2)

Symbol	Symbol Parameter		Conditions	;	Unit		
Syllibol			Conditions	Min.	Тур.	Max.	Offic
IIC(H)	High input injection current	P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6	V _I > V _{CC}	=	=	2	mA
IIC(L)	Low input injection current	P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6	V _I > V _{SS}	=	=	-2	mA
Σ IIC	Total injection curre	nt		-	-	8	mA

1. Vcc = 2.7 to 5.5 V at $T_{OPT} = -40$ to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.




Figure 5.1 Ports P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_2 to P4_7, and P6 Timing Measurement Circuit

Table 5.4 A/D Converter Characteristics

Cumbal	Parameter		Conditions		Standard			l lait
Symbol	Parameter		Cono	illions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC	Vref = AVCC		-	10	Bit
_	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	-	_	±3	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	=	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	=	=	±2	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input		-	±2	LSB
φAD	A/D conversion clock		4.0 ≤ Vref = AVCC = ≤ 5.5 (2)		2	-	20	MHz
			2.7 ≤ Vref = AVCC = ≤ 5.5 (2)		2	-	10	MHz
_	Tolerance level impedance				-	3	_	kΩ
Ivref	Vref current		Vcc = 5.0 V, XIN = f1	= φAD = 20 MHz	-	45	_	μΑ
tconv	Conversion time	10-bit mode	Vref = AVCC = 5.0 V, φAD = 20 MHz		2.2	-	-	μS
		8-bit mode	Vref = AVCC = 5.0 V, or	AD = 20 MHz	2.2	-	-	μS
tsamp	Sampling time	•	φAD = 20 MHz		0.75	-	_	μS
Vref	Reference voltage				2.7	-	AVcc	V
VIA	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	Z	1.14	1.34	1.54	V

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-consumption current mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3Fh in 10-bit mode and Fh in 8-bit mode.

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		Stan	dard	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Offic
=	Program/erase endurance (2)	R8C/34X, R8C/34Z Group	100 ⁽³⁾	=	=	times
		R8C/34W, R8C/34Y Group	1,000 (3)	-	-	times
=	Byte program time (program/erase endurance ≤ 1,000 times)		=	60	300	μS
=	Byte program time (program/erase endurance > 1,000 times)		=	60	500	μS
_	Word program time (program/erase endurance ≤ 1,000 times)		=	100	400	μS
_	Word program time (program/erase endurance > 1,000 times)		_	100	650	μS
_	Block erase time		-	0.3	4	S
td(SR-SUS)	Time delay from suspend request until suspend		=	_	5+CPU clock × 3 cycles	ms
=	Interval from erase start/restart until following suspend request		0	-	-	μS
_	Time from suspend until erase restart		_	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		_	-	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.7	-	5.5	V
=	Program, erase temperature		-40	_	85 (J version) 125 (K version)	°C
_	Data hold time (7)	Ambient temperature = 55°C (8)	20	-	-	year

- Notes: 1. Vcc = 2.7 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version) (under consideration), unless otherwise
 - 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 100, 1,000), each block can be erased n times. For example, if 1,024 1byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
 - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
 - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
 - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
 - The data hold time includes time that the power supply is off or the clock is not supplied.
 - 8. This data hold time includes 3,000 hours in Ta = 125°C and 7,000 hours in Ta = 85°C.

Table 5.6 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Symbol	Parameter	Conditions		Stan	dard	Unit
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance (2)		10,000 (3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		-	160	950	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	300	950	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S
=	Block erase time (program/erase endurance > 1,000 times)		=	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		=	_	3+CPU clock × 3 cycles	ms
=	Interval from erase start/restart until following suspend request		0	-	-	μS
_	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		=	-	30+CPU clock × 1 cycle	μS
=	Program, erase voltage		2.7	_	5.5	V
=	Read voltage		2.7	-	5.5	V
_	Program, erase temperature		-40	-	85 (J version) 125 (K version)	°C
_	Data hold time (7)	Ambient temperature = 55 °C (8)	20	-	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 100, 1,000, 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.
- 8. This data hold time includes 3,000 hours in Ta = 125°C and 7,000 hours in Ta = 85°C.




Figure 5.2 Time delay until Suspend

Table 5.7 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol	Falanielei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level	At the falling of Vcc	2.70	2.85	3.00	V
_	Voltage detection 0 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet0 – 0.1) V	=	6	150	μS
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	1.5	-	μΑ
td(E-A)	Wait time until voltage detection circuit operation starts (2)		-	=	100	μ\$

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.8 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		l	Unit	
Syllibol	Falanielei	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.05	3.25	3.45	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.20	3.40	3.60	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.35	3.55	3.75	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.50	3.70	3.90	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.65	3.85	4.05	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.80	4.00	4.20	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.95	4.15	4.35	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.10	4.30	4.50	V
=	Hysteresis width at the rising of Vcc in voltage detection 1 circuit		-	0.1	-	V
=	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet1_7 - 0.1) V	-	60	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	_	μА
td(E-A)	Wait time until voltage detection circuit operation starts (4)		ı	_	100	μS

Notes:

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.9 Voltage Detection 2 Circuit Electrical Characteristics

Sumbol	Parameter	Condition			Unit	
Symbol	Faranteter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2	At the falling of Vcc	3.80	4.00	4.20	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		=	0.1	=	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet2 – 0.1) V	-	20	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Wait time until voltage detection circuit operation starts (3)		-	_	100	μS


- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Table 5.10 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics (2)

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient	(1)	0	-	50000	mV/msec

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version).
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- 1. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to **6. Voltage Detection Circuit** of User's Manual: Hardware (REJ09B0605) for details.
- 2. tw(por) indicates the duration the external power VCC must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition			Unit	
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
_	High-speed on-chip oscillator frequency after reset	Vcc = 2.7 V to 5.5 V, $-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C \text{ (J version) } /$	-	40	_	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽³⁾	-40°C ≤ Topr ≤ 125°C (K version)	-	36.864	-	MHz
the FRA6 register correction value is writ into the FRA1 register and the FRA7 regi correction value into the FRA3 register High-speed on-chip oscillator frequency	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register		-	32	-	MHz
	High-speed on-chip oscillator frequency temperature • supply voltage dependence (2)		- 5	_	5	%
=	Oscillation stabilization time		=	200	=	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	400	_	μА

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and $T_{opr} = -40$ to 85°C (J version) / -40 to 125°C (K version).
- 2. This indicates the precision error for the oscillation frequency of the high-speed on-chip oscillator.
- 3. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Min. Typ. Max. 112.5 125 137.5 kH		Offic		
fOCO-S	Low-speed on-chip oscillator frequency 112.5 125			125	137.5	kHz
fOCO-WDT	Low-speed on-chip oscillator frequency for watchdog timer		112.5	125	137.5	kHz
_	Oscillation stabilization time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	3	_	μА

Note:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).

Table 5.13 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		-	-	2000	μS

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version).
- 2. Wait time until the internal power supply generation circuit stabilizes during power-on.

Table 5.14 Timing Requirements of SSU (1)

Cymphol	Doromoto	Parameter			Stand	lard	Unit	
Symbol	Paramete) I	Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle tim	е		4	=	=	tcyc (2)	
tHI	SSCK clock "H" width	1		0.4	_	0.6	tsucyc	
tLO	SSCK clock "L" width			0.4	1	0.6	tsucyc	
trise	SSCK clock rising	Master		-	_	1	tcyc (2)	
		time	Slave		-	_	1	μS
tFALL	SSCK clock falling time	Master		=	=	1	tcyc (2)	
		Slave		-	1	1	μS	
tsu	SSO, SSI data input	setup time		100	_	=	ns	
tн	SSO, SSI data input I	nold time		1	=	=	tcyc (2)	
tLEAD	SCS setup time	Slave		1tcyc + 50	1	-	ns	
tlag	SCS hold time	Slave		1tcyc + 50	_	_	ns	
ton	SSO, SSI data output delay time			-	=	1	tcyc (2)	
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns	
tor	SSI slave out open tir	me	2.7 V ≤ Vcc ≤ 5.5 V			1.5tcyc + 100	ns	

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. $1 \text{tcyc} = \frac{1}{f1(s)}$

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group

Figure 5.4 I/O Timing of SSU (Master)

CPHS, CPOS: Bits in SSMR register




Figure 5.5 I/O Timing of SSU (Slave)




Figure 5.6 I/O Timing of SSU (Clock Synchronous Communication Mode)

Table 5.15 Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]

Symbol	В	arameter	Condition	S	Standard		
Symbol		arameter	Condition	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Iон = −5 mA	Vcc - 2.0	-	Vcc	V
			Ioн = -200 μA	Vcc - 0.3	=	Vcc	V
		XOUT	IOH = -200 μA	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	IoL = 5 mA	_	-	2.0	V
			IoL = 200 μA	_	-	0.45	V
		XOUT	IOH = -200 μA	_	-	0.5	V
VT+-VT-	Hysteresis	INTO to INT4, KIO to KI3, TRAIO, TRBO, TRCIOA to TRCIOD, TRDIOAO to TRDIODO, TRDIOA1 to TRDIOD1, TRCCLK, TRCTRG, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL2, SDA2, SSO		0.1	1.2	_	V
Іін	Lancet III IV accompant	KESET	VI = 5 V				_
	Input "H" current			<u> </u>		1.0	μA
lıL	Input "L" current		VI = 0 V	_	_	-1.0	μΑ
RPULLUP	Pull-up resistance	1	VI = 0 V	25	50	100	kΩ
RfXIN	Feedback resistance	XIN		_	0.3	-	ΜΩ
VRAM	RAM hold voltage	<u> </u>	During stop mode	2.0	-	-	V

^{1.} $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ at $\text{Topr} = -40 \text{ to } 85^{\circ}\text{C}$ (J version) / $-40 \text{ to } 125^{\circ}\text{C}$ (K version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.16 Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -40 to 85°C (J version), unless otherwise specified.)

Symbol	Parameter	Condition			Standard	d	Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.6	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	=	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
		(1)	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	180	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	110	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	5	100	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	15.0	_	μА

The typical value (Typ.) indicates the current value when the CPU and the memory operate.
 The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 5.17 Electrical Characteristics (3) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter		Condition		t	Unit	
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.6	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6		mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	-	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2		mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
		(1)	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0		mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	330	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	5	320	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μΑ
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	60.0	-	μА

^{1.} The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Timing Requirements

(Unless Otherwise Specified: VCC = 5 V, VSS = 0 V at $Topr = -40^{\circ}\text{C}$ to 85°C (J ver)/ -40°C to 125°C (K ver))

Table 5.18 External clock input (XOUT)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	=	ns	
twh(xout)	XOUT input "H" width	24	=	ns	
twl(xout)	XOUT input "L" width	24	=	ns	




Figure 5.7 External Clock Input Timing Diagram when Vcc = 5 V

Table 5.19 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	=	ns	
tWH(TRAIO)	TRAIO input "H" width	40	=	ns	
tWL(TRAIO)	TRAIO input "L" width	40	=	ns	




Figure 5.8 TRAIO Input Timing Diagram when Vcc = 5 V

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group

Symbol	Parameter		Standard		
	Falanetei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200	=	ns	
tW(CKH)	CLKi input "H" width	100	=	ns	
tW(CKL)	CLKi input "L" width	100	=	ns	
td(C-Q)	TXDi output delay time	-	90	ns	
th(C-Q)	TXDi hold time	0	=	ns	
tsu(D-C)	RXDi input setup time	50	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0, 2




Figure 5.9 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.21 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
			Max.	Unit	
tW(INH)	ĪNTi input "H" width, Kli input "H" width	250 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	250 ⁽²⁾	I	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.10 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Table 5.22 Electrical Characteristics (3) [2.7 V \leq Vcc \leq 4.2 V]

Cumbal	Parameter	Condition	St	I India			
Symbol	Pa	arameter	Condition	Min. Typ.		Max.	Unit
Vон	Output "H" voltage	Other than XOUT	IOH = −1 mA	Vcc - 0.5	1	Vcc	V
		XOUT	IOH = -200 μA	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	IOL = 1 mA	-	-	0.5	V
		XOUT	Ιοι = 200 μΑ	-	-	0.5	V
VT+-VT-	Hysteresis	INTO to INT4, KIO to KI3, TRAIO, TRBO, TRCIOA to TRCIOD, TRDIOA0 to TRDIOD0, TRDIOA1 to TRDIOD1, TRCCLK, TRDCLK, TRCTRG, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL2, SDA2, SSO		0.1	0.4	_	V
		RESET		0.1	0.5	_	V
lін	Input "H" current	•	VI = 3 V	-	1	1.0	μА
lı∟	Input "L" current		VI = 0 V	-	-	-1.0	μА
RPULLUP	Pull-up resistance		VI = 0 V	42	84	168	kΩ
RfXIN	Feedback resistance	XIN		-	0.3	_	ΜΩ
VRAM	RAM hold voltage	•	During stop mode	2.0	-	_	V

^{1. 2.7} V ≤ Vcc ≤ 4.2 V at Topr = −40 to 85°C (J version) / −40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.23 Electrical Characteristics (4) [2.7 V \leq Vcc \leq 3.3 V] (Topr = -40 to 85°C (J version), unless otherwise specified.)

Symbol	Doromotor		Condition		Standard	t	Lloit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	14.5	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	1	5.6	12.0	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	1	3.6	ı	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	1	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	2.2	=	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	1.5	-	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	14.5	mA
		mode ⁽¹⁾	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	85	180	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	15	110	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	5	100	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	ı	13.0	-	μА

The typical value (Typ.) indicates the current value when the CPU and the memory operate.
 The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 5.24 Electrical Characteristics (4) [2.7 V \leq Vcc \leq 3.3 V] (Topr = -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter		Condition	Standard			Unit
				Min.	Тур.	Max.	
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	14.5	mA
	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz	Low-speed on-chip oscillator on = 125 kHz No division	Π	5.6	12.0	mA	
		High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz	_	3.6	_	mA	
		High-speed on-chip oscillator off	_	3.0	_	mA	
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	1	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	14.5	mA
	mode ⁽¹⁾	mode (1)	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	3.0	=	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	85	390	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	320	μА
	Stop mode		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	5	310	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μА
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	ı	55.0	_	μА

The typical value (Typ.) indicates the current value when the CPU and the memory operate.
 The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = -40°C to 85°C (J ver)/-40°C to 125°C (K ver))

Table 5.25 External clock input (XOUT)

Symbol	Parameter		Standard		
	Falanielei	Min.	Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	-	ns	
twh(xout)	XOUT input "H" width	24	-	ns	
tWL(XOUT)	XOUT input "L" width	24	_	ns	




Figure 5.11 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.26 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	=	ns	
twh(traio)	TRAIO input "H" width	120	-	ns	
tWL(TRAIO)	TRAIO input "L" width	120	-	ns	




Figure 5.12 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.27 Serial Interface

Symbol	Devenuetos	Star	Standard		
	Parameter		Max.	Unit	
tc(CK)	CLKi input cycle time	300	-	ns	
tw(ckh)	CLKi input "H" width	150	_	ns	
tw(ckl)	CLKi Input "L" width	150	_	ns	
td(C-Q)	TXDi output delay time	_	140	ns	
th(C-Q)	TXDi hold time	0	_	ns	
tsu(D-C)	RXDi input setup time	70	-	ns	
th(C-D)	RXDi input hold time	90	_	ns	

i = 0, 2




Figure 5.13 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.28 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	380 (1)	-	ns	
tW(INL)	INTi input "L" width, Kli input "L" width	380 (2)	-	ns	

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.14 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



REVISION HISTORY	R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group
KEVIOIOIVIIIOTOKI	Datasheet

Rev.	Date	Description	
		Page	Summary
0.10	Apr 09, 2010	_	First Edition issued

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141

© 2010 Renesas Electronics Corporation. All rights reserved.