Freescale Semiconductor

Data Sheet: Advance Information

Document Number: MC9S08QE8 Rev. 3, 1/2008



MC9S08QE8 Series

Covers: MC9S08QE8 and MC9S08QE4

Features

- 8-Bit HCS08 Central Processor Unit (CPU)
 - Up to 20 MHz CPU at 3.6 V to 1.8 V across temperature range of –40°C to 85°C
 - HC08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- On-Chip Memory
 - Flash read/program/erase over full operating voltage and temperature
 - Random-Access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- · Power-Saving Modes
 - Two low power stop modes
 - Reduced power wait mode
 - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
 - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents
 - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
 - 6 μs typical wake-up time from stop3 mode
- Clock Source Options
 - Oscillator (XOSC) Loop-Control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies from 1 MHz to 10 MHz
- · System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-Voltage warning with interrupt
 - Low-Voltage detection with reset or interrupt
 - Illegal opcode detection with reset
 - Illegal address detection with reset
 - Flash block protection
- Development Support
 - Single-Wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)
 - On-Chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes; eight deep FIFO for storing change-of-flow addresses and event-only data; debug module supports both tag and force breakpoints



32-Pin LQFP Case 873A

28-Pin SOIC 751F-05



20-Pin SOIC 751D-07



16-Pin PDIP 648



16-Pin TSSOP 948F

Peripherals

- ADC 10-channel, 12-bit resolution; 2.5 µs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V
- ACMPx Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
- SCI Full-Duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake-up on active edge
- SPI Full-Duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
- IIC Up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt driven byte-by-byte data transfer; supporting broadcast mode and 10-bit addressing
- TPMx Two 3-channel (TPM1 and TPM2); selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
- RTC (Real-time counter) 8-bit modulus counter with binary or decimal based prescaler; external clock source for precise time base, time-of-day, calendar or task scheduling functions; free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components; runs in all MCU modes
- Input/Output
 - 26 GPIOs, one output-only pin and one input-only pin
 - Eight KBI interrupts with selectable polarity
 - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins.
- · Package Options
 - 32-pin LQFP, 28-pin SOIC, 20-pin SOIC, 16-pin PDIP, 16-pin TSSOP

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2007–2008. All rights reserved.

freescale semiconductor

Table of Contents

1	MCL	J Block Diagram		3.10.3SPI Timing	20
2	Pin A	Assignments		3.11 Analog Comparator (ACMP) Electricals	23
3	Elect	trical Characteristics		3.12 ADC Characteristics	24
	3.1	Introduction 8		3.13 Flash Specifications	27
	3.2	Parameter Classification 8		3.14 EMC Performance	28
	3.3	Absolute Maximum Ratings 8		3.14.1Conducted Transient Susceptibility	28
		Thermal Characteristics 9	4	Ordering Information	
	3.5	ESD Protection and Latch-Up Immunity 10		Package Information	
	3.6	DC Characteristics		5.1 Mechanical Drawings	
	3.7	Supply Current Characteristics		· ·	
	3.8	External Oscillator (XOSCVLP) Characteristics 16			
	3.9	Internal Clock Source (ICS) Characteristics 17			
	3.10	AC Characteristics			
		3.10.1Control Timing			
		3.10.2TPM Module Timing 20			

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
2	7 Nov 2007	Initial preliminary product preview release.
3	22 Jan 2008	Initial public release.

Related Documentation


Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9S08QE8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

MCU Block Diagram

The block diagram, Figure 1, shows the structure of MC9S08QE8 series MCU.



- o pins not available on 16-pin packages
- pins not available on 16-pin or 20-pin packages
- pins not available on 16-pin, 20-pin or 28-pin packages


Notes: When PTA5 is configured as RESET, pin becomes bi-directional with output being open-drain drive containing an internal pullup device. When PTA4 is configured as BKGD, pin becomes bi-directional.

For the 16-pin and 20-pin packages, V_{SSA}/V_{REFL} and V_{DDA}/V_{REFH} are double bonded to V_{SS} and V_{DD} respectively.

Figure 1. MC9S08QE8 Series Block Diagram


2 Pin Assignments

This section shows the pin assignments for the MC9S08QE8 series devices.




Pins shown in bold type are lost in the next lower pin count package.

Figure 2. MC9S08QE8 Series in 32-LQFP



Pins shown in bold type are lost in the next lower pin count package.

Figure 3. MC9S08QE8 Series in 28-pin SOIC Package



Pins shown in bold type are lost in the next lower pin count package.

Figure 4. MC9S08QE8 Series in 20-pin SOIC Package

Pin Assignments




Figure 5. MC9S08QE8 Series in 16-pin PDIP and TSSOP Packages

Table 2-1. Pin Availability by Package Pin-Count

Pin Number					< Lowest	Priority	> Highest	
32	28	20	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	_	_	_	PTD1				
2	_	_	_	PTD0				
3	5	3	3					V_{DD}
4	6	_	_					V _{DDA} /V _{REFH}
5	7	_	_					V _{SSA} /V _{REFL}
6	8	4	4					V _{SS}
7	9	5	5	PTB7	SCL ¹			EXTAL
8	10	6	6	PTB6	SDA ¹			XTAL
9	11	7	7	PTB5	TPM1CH1	SS		
10	12	8	8	PTB4	TPM2CH1	MISO		
11	13	9	_	PTC3				
12	14	10	_	PTC2				
13	15	11	_	PTC1	TPM2CH2 ²			
14	16	12	_	PTC0	TPM1CH2 ³			
15	17	13	9	PTB3	KBIP7	MOSI	ADP7	
16	18	14	10	PTB2	KBIP6	SPSCK	ADP6	
17	19	15	11	PTB1	KBIP5	TxD	ADP5	
18	20	16	12	PTB0	KBIP4	RxD	ADP4	
19	21	_	_	PTA7	TPM2CH2 ²		ADP9	
20	22	_	_	PTA6	TPM1CH2 ³		ADP8	
21	_	_	_	PTD3				
22	_	_	_	PTD2				
23	23	17	13	PTA3	KBIP3	SCL ¹	ADP3	
24	24	18	14	PTA2	KBIP2	SDA ¹	ADP2	
25	25	19	15	PTA1	KBIP1	TPM2CH0	ADP1 ⁴	ACMP1-4
26	26	20	16	PTA0	KBIP0	TPM1CH0	ADP0 ⁴	ACMP1+4
27	27	_	_	PTC7				ACMP2-
28	28	_		PTC6				ACMP2+
29	1	_		PTC5				ACMP2O
30	2	_	_	PTC4				
31	3	1	1	PTA5	IRQ	TCLK	RESET	
32	4	2	2	PTA4	ACMP10	BKGD	MS	

¹ IIC pins, SCL and SDA can be repositioned using IICPS in SOPT2, default reset locations are PTA3 and PTA2.

² TPM2CH2 pin can be repositioned using TPM2CH2PS in SOPT2, default reset location is PTA7.

TPM1CH2 pin can be repositioned using TPM1CH2PS in SOPT2, default reset location is PTA6.

 $^{^{\}rm 4}\,$ If ADC and ACMP1 are enabled, both modules will have access to the pin.

3.1 Introduction

This section contains electrical and timing specifications for the MC9S08QE8 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Table 3. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to 3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	±25	mA
Storage temperature range	T _{stg}	-55 to 150	°C

- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.
- 2 All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD} .
- Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{\rm I/O}$ into account in power calculations, determine the difference between actual pin voltage and $V_{\rm SS}$ or $V_{\rm DD}$ and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and $V_{\rm SS}$ or $V_{\rm DD}$ will be very small.

Table 4. Thermal Characteristics

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H -40 to 85	°C
Maximum junction temperature	T_JM	95	°C
Thermal resistance Single-layer board			
32-pin LQFP		66	
28-pin SOIC		57	
20-pin SOIC	θ_{JA}	71	°C/W
16-pin PDIP		64	
16-pin TSSOP		108	
Thermal resistance Four-layer board			
32-pin LQFP		47	
28-pin SOIC		42	
20-pin SOIC	$\theta_{\sf JA}$	52	°C/W
16-pin PDIP		47	
16-pin TSSOP		78	

The average chip-junction temperature (T_I) in °C can be obtained from:

$$T_{,l} = T_{\Delta} + (P_{D} \times \theta_{,l\Delta})$$
 Eqn. 1

where:

MC9S08QE8 Series, Rev. 3

Freescale Semiconductor

 $T_A = Ambient temperature, °C$

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

P_{I/O} = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_A + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
	Number of pulses per pin	_	3	_
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	_	3	_
Latch-up	Minimum input voltage limit	_	-2.5	V
Lateri-up	Maximum input voltage limit	_	7.5	V

Table 5. ESD and Latch-up Test Conditions

Table 6. ESD and Latch-Up Protection Characteristics

No.	o. Rating ¹		Min	Max	Unit
1	Human body model (HBM)	V_{HBM}	±2000	_	V
2	Machine model (MM)	V_{MM}	±200	_	V

MC9S08QE8 Series, Rev. 3

Table 6. ESD and Latch-Up Protection Characteristics (continued)

3	Charge device model (CDM)	V_{CDM}	±500		٧
4	Latch-up current at T _A = 85°C	I _{LAT}	±100	_	mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 7. DC Characteristics


Num	С	(Characteristic	Symbol	Condition	Min.	Typical ¹	Max.	Unit
1		Operating Voltage				1.8		3.6	٧
	С		All I/O pins, low-drive strength		$V_{DD} > 1.8 \text{ V},$ $I_{Load} = -2 \text{ mA}$	V _{DD} – 0.5	_	_	
2	Р	Output high voltage	All I/O pins,	V _{OH}	$V_{DD} > 2.7 \text{ V},$ $I_{Load} = -10 \text{ mA}$	V _{DD} – 0.5	_	_	٧
	С		high-drive strength		$V_{DD} > 1.8V$, $I_{Load} = -2 \text{ mA}$	V _{DD} – 0.5	1	_	
3	D	Output high current	Max total I _{OH} for all ports	I _{OHT}	_	_	1	100	mA
	С		All I/O pins, low-drive strength		$V_{DD} > 1.8 \text{ V},$ $I_{Load} = 0.6 \text{ mA}$	_	1	0.5	
4	Р	Output low voltage	All I/O pins, high-drive strength	V _{OL}	$V_{DD} > 2.7 \text{ V},$ $I_{Load} = 10 \text{ mA}$	_	_	0.5	٧
	С				$V_{DD} > 1.8 \text{ V},$ $I_{Load} = 3 \text{ mA}$	_	_	0.5	
5	D	Output low current	Max total I _{OL} for all ports	I _{OLT}	_	_	_	100	mA
6	Р	Input high	an olonar hobbist		V _{DD} > 2.7 V	0.70 x V _{DD}	_	_	
	С	voltage	an digital impats	V _{IH}	$V_{DD} > 1.8 V$	0.85 x V _{DD}	1	_	V
7	Р	Input low	all digital inputs	V _{IL}	$V_{DD} > 2.7 \text{ V}$	_	_	$0.35 \times V_{DD}$	·
	С	voltage	an aighai iripats		$V_{DD} > 1.8 \text{ V}$	_	_	0.30 x V _{DD}	
8	С	Input hysteresis	all digital inputs	V _{hys}	_	0.06 x V _{DD}	_	_	mV
9	Р	Input leakage current	all input only pins (Per pin)			_	0.1	1	μА
10	Р	Hi-Z (off-state) leakage current	all input/output (per pin)	ll _{OZ} l	$V_{In} = V_{DD}$ or V_{SS}	_	0.1	1	μА
11a	Р	Pullup, Pulldown resistors	all digital inputs, when enabled (all I/O pins other than PTA5/IRQ/TCLK/RESET	R _{PU,} R _{PD}		17.5	_	52.5	kΩ

Table 7. DC Characteristics (continued)

Num	С	Characteristic	Symbol	Condition	Min.	Typical ¹	Max.	Unit
11b		Pullup, Pulldown (PTA5/IRQ/TCLK/RESET) resistors	R _{PU} , R _{PD}	_	17.5	_	52.5	kΩ
		DC injection Single pin limit			-0.2	_	0.2	mA
12	С	Current ^{3, 4,} Total MCU limit, includes sum of all stressed pins	I _{IC}	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	- 5	_	5	mA
13	С	Input Capacitance, all pins	C _{In}	_	_	_	8	pF
14	С	RAM retention voltage	V_{RAM}	_	_	0.6	1.0	V
15	С	POR re-arm voltage ⁶	V_{POR}	_	0.9	1.4	2.0	V
16	D	POR re-arm time	t _{POR}	_	10	_	_	μS
17	Р	Low-voltage detection threshold	V _{LVD}	V _{DD} falling V _{DD} rising	1.80 1.88	1.84 1.92	1.88 1.96	V
18	Р	Low-voltage warning threshold	V _{LVW}	V _{DD} falling V _{DD} rising	2.08	2.14	2.24	V
19	Р	Low-voltage inhibit reset/recover hysteresis	V _{hys}	_	_	80	_	mV
20	Р	Bandgap Voltage Reference ⁷	V_{BG}	_	1.15	1.17	1.18	V

¹ Typical values are measured at 25°C. Characterized, not tested

⁷ Factory trimmed at V_{DD} = 3.0 V, Temp = 25 °C






Figure 6. Pullup and Pulldown Typical Resistor Values (V_{DD} = 3.0 V)

MC9S08QE8 Series, Rev. 3

The specified resistor value is the actual value internal to the device. The pullup or pulldown value may appear higher when measured externally on the pin.

 $^{^3}$ All functional non-supply pins, except for PTA5 are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}$

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁶ Maximum is highest voltage that POR is guaranteed.




Figure 7. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)




Figure 8. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)




Figure 9. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 10. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 8. Supply Current Characteristics

Num	С	Para	ameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp (°C)
1	Р	Run supply curre		RI _{DD}	10 MHz		5.60	8.2	mA	–40 to 85°C
'	Т	FEI mode, all mo	I "DD	1 MHz	3	0.80	_		-40 to 65 C	
2	Т	Run supply curre		RI _{DD}	10 MHz		3.60	_	mA	–40 to 85°C
	Т	FEI mode, all mo	e, all modules off	מטייי	1 MHz	3	0.51	_	ША	- 1 0 to 05 O
3	Т	Run supply curre		RI _{DD}	16 kHz FBILP	3	165	_	μА	–40 to 85°C
5	Т	LPRS=0, all mod	dules off	טטייי	16 kHz FBELP		105		μΑ	-40 to 05 O
4	Т	Run supply curre	ent dules off; running	RI _{DD}	16 kHz FBILP	3	77		μА	–40 to 85°C
7	Т	from Flash	dules on, running	טטייי	16 kHz FBELP	3	21		μΑ	-40 to 85°C
5	Т	Run supply curre	ent dules off; running	RI _{DD}	16 kHz FBILP	3	77	_	μА	–40 to 85°C
	Т	from RAM	dules on, running	טטייי	16 kHz FBELP		7.3	_	μ	10 10 00 0
6	Т	Wait mode supp		WI _{DD}	10 MHz	3	570	_	μΑ	–40 to 85°C
	Т	FEI mode, all mo	, all modules off	VVIDD	1 MHz		290	_		
7	Т	Wait mode supp LPRS = 1, all mo		WI _{DD}	16 kHz FBELP	3	1	_	μА	-40 to 85°C
8	Р	Stop2 mode sup	nly current	S2I _{DD}	_	3	300	2500	nA	-40 to 85°C
	С	Otopz mode sup	pry current	OZI _{DD}	_	2	250	2000	ША	–40 to 85°C
9	Р	Stop3 mode sup	ply current	S3I _{DD}	_	3	400	6000	nA	-40 to 85°C
	С	no clocks active		DD	_	2	350	5500	117.	–40 to 85°C
10	Т		RTC using LPO	_	_	_	200	_	nA	
11	Т	Stop2 and Stop 3 adders: RTC using low power crystal oscillator		_	_	_	500	_	nA	–40 to 85°C
12	Т		EREFSTEN=1	_	_		300	_	nA	
13	Т		IREFSTEN=1	_	_	2	70	_	μΑ	40.1.0520
14	Т	Stop3 adders:	LVD	_	_	3	100	_	μА	−40 to 85°C
15	Т		ACMP ²	_	_]	20	_	μΑ	1
16	Т		ADC ³	_	_		0.007	_	μА	-40 to 85°C

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² Also applies to LPRun and LPWait modes.

 $^{^3}$ ADC current measured on V_{DDA} pin on 28-pin and 32-pin devices, adder to V_{DD} on 16-pin and 20-pin packages.

3.8 External Oscillator (XOSCVLP) Characteristics

Refer to Figure 11 and Figure 12 for crystal or resonator circuits.

Table 9. XOSCVLP and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1	_ _ _	38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C _{1,} C ₂	See Note ² See Note ³			
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) ² Low range, high gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)	R _F	_ _ _	— 10 1	_ _ _	МΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S				kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high gain High range, low power High range, high gain	t CSTL t CSTH	1111	600 400 5 15		ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0		20 20	MHz MHz

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

Load capacitors $(C_{1,C_{2}})$, feedback resistor (R_{F}) and series resistor (R_{S}) are incorporated internally when RANGE = HGO = 0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.




Figure 11. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 12. Typical Crystal or Resonator Circuit: Low Range/Low Power

3.9 Internal Clock Source (ICS) Characteristics

Table 10. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
1	Р	Average internal reference frequency — factory trimmed at V _{DD} = 3.6 V and temperature = 25°C	f _{int_ft}	_	32.768	_	kHz
2	Р	Internal reference frequency — user trimmed	f _{int_ut}	31.25	_	39.06	kHz
3	Т	Internal reference start-up time	t _{IRST}	_	60	100	μS
4	Р	DCO output frequency range — trimmed ²	f _{dco_u}	48	_	60	MHz
5	Р	DCO output frequency ² Reference = 32768 Hz and DMX32 = 1	f _{dco_DMX32}	_	59.77	_	MHz
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco_res_t}$	_	± 0.1	± 0.2	%f _{dco}
7	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco_res_t}$	_	± 0.2	± 0.4	%f _{dco}

Table 10. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

Num	С	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
8	С	Total deviation of trimmed DCO output frequency over voltage and temperature	Δf _{dco_t}	_	+ 0.5 -1.0	± 2	%f _{dco}
9	С	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	Δf _{dco_t}	_	± 0.5	± 1	%f _{dco}
10	С	FLL acquisition time ³	t _{Acquire}	_	_	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) ⁴	C _{Jitter}	_	0.02	0.2	%f _{dco}

Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 13. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.


3.10.1 Control Timing

Table 11. Control Timing

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	dc	_	10	MHz
2	D	Internal low power oscillator period	t _{LPO}	700	_	1300	μS
3	D	External reset pulse width ²	t _{extrst}	100	_	_	ns
4	D	Reset low drive	t _{rstdrv}	34 x t _{cyc}	_		ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³	t _{MSH}	100	_	_	μS
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}		_	ns
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
9	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		16 23	_ _	ns
9		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		5 9		ns

 $^{^{1}}$ Typical values are based on characterization data at $V_{DD} = 3.0V$, $25^{\circ}C$ unless otherwise stated.

 $^{^{5}}$ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40° C to 85°C.



19

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{IVD}.

⁴ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.




Figure 15. IRQ/KBIPx Timing

3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 12. TPM Input Timing

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}




Figure 16. Timer External Clock




Figure 17. Timer Input Capture Pulse


3.10.3 SPI Timing

Table 13 and Figure 18 through Figure 21 describe the timing requirements for the SPI system.

MC9S08QE8 Series, Rev. 3

Table 13. SPI Timing


No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1	=	t _{SPSCK}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1		t _{SPSCK} t _{cyc}
4	D	Clock (SPSCK) high or low time Master Slave	twspsck	t _{cyc} – 30 t _{cyc} – 30	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	ta	_	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	_	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v	_	25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t _{HO}	0 0		ns ns
11	D	Rise time Input Output	t _{RI}	_	t _{cyc} – 25 25	ns ns
12	D	Fall time Input Output	t _{FI}	_	t _{cyc} – 25 25	ns ns



NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 18. SPI Master Timing (CPHA = 0)



NOTES:


- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 19. SPI Master Timing (CPHA =1)



1. Not defined but normally MSB of character just received

Figure 20. SPI Slave Timing (CPHA = 0)



1. Not defined but normally LSB of character just received

Figure 21. SPI Slave Timing (CPHA = 1)

3.11 Analog Comparator (ACMP) Electricals

Table 14. Analog Comparator Electrical Specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V_{DD}	1.8	_	3.6	٧
Р	Supply current (active)	I _{DDAC}	_	20	35	μА

MC9S08QE8 Series, Rev. 3

Table 14. Analog Comparator Electrical Specifications (continued)

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Analog input voltage	V _{AIN}	V _{SS} - 0.3	_	V_{DD}	V
Р	Analog input offset voltage	V _{AIO}	_	20	40	mV
С	Analog comparator hysteresis	V _H	3.0	9.0	15.0	mV
Р	Analog input leakage current	I _{ALKG}	_	_	1.0	μА
С	Analog comparator initialization delay	t _{AINIT}	_	_	1.0	μS

3.12 ADC Characteristics

Table 15. 12-bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply voltage	Absolute	V_{DDAD}	1.8	_	3.6	V	_
	Delta to V _{DD} (V _{DD} -V _{DDAD}) ²	ΔV_{DDAD}	-100	0	+100	mV	_
Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSAD}) ²	ΔV_{SSAD}	-100	0	+100	mV	_
Ref Voltage High	_	V _{REFH}	1.8	V _{DDAD}	V _{DDAD}	V	_
Input Voltage	_	V _{ADIN}	V _{REFL}	_	V _{REFH}	V	_
Input Capacitance	_	C _{ADIN}	_	4.5	5.5	pF	_
Input Resistance	_	R _{ADIN}	_	5	7	kΩ	_
Analog Source Resistance	12 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz		_	_	2 5		
	10 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}	_	_	5 10	kΩ	External to MCU
	8 bit mode (all valid f _{ADCK})		_	_	10		
ADC	High Speed (ADLPC=0)	,	0.4	_	8.0		
Conversion Clock Freq.	Low Power (ADLPC=1)	f _{ADCK}	0.4	_	4.0	MHz	_

Typical values assume V_{DDAD} = 3.0 V, Temp = 25 °C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 22. ADC Input Impedance Equivalency Diagram

Table 16. 12-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$)

С	Characteristic	Conditions	Symbol	Min.	Typical ¹	Max.	Unit	Comment
Т	Supply Current ADLPC=1 ADLSMP=1 ADCO=1	_	I _{DDAD}		120		μΑ	_
Т	Supply Current ADLPC=1 ADLSMP=0 ADCO=1	_	I _{DDAD}		202		μΑ	
Т	Supply Current ADLPC=0 ADLSMP=1 ADCO=1	_	I _{DDAD}		288	_	μΑ	
Р	Supply Current ADLPC=0 ADLSMP=0 ADCO=1	_	I _{DDAD}	_	0.532	1	mA	_
Р	ADC Asynchronous	High Speed (ADLPC=0)	f	2	3.3	5	MHz	t _{ADACK} = 1/f _{ADACK}
С	Clock Source	Low Power (ADLPC=1)	f _{ADACK}	1.25	2	3.3	MHz	

Table 16. 12-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$) (continued)

С	Characteristic	Conditions	Symbol	Min.	Typical ¹	Max.	Unit	Comment
Р	Conversion Time (Including	Short Sample (ADLSMP=0)	+	_	20		ADCK	See ADC chapter in the
С	sample time)	Long Sample (ADLSMP=1)	t _{ADC}	_	40	_	cycles	QE8 Reference Manual for conversion time
Р	Sample Time	Short Sample (ADLSMP=0)	t.=-	_	3.5	l	ADCK	variances
С	Cample Time	Long Sample (ADLSMP=1)	t _{ADS}	_	23.5	-	cycles	
Т	Total	12 bit mode		_	±3.0	-		For 28-pin and
Р	Unadjusted Error	10 bit mode	E _{TUE}	_	±1	±2.5	LSB ²	32-pin packages only.
Т	(28-pin and 32-pin packages)	8 bit mode	LIUE	_	±0.5	±1.0	200	Includes quantization
Т	Total	12 bit mode		_	±4.0			For 16-pin and
Р	Unadjusted Error	10 bit mode	E _{TUE}	_	±1.5	±3.5	LSB ²	20-pin packages only.
Т	(16-pin and 20-pin package)	8 bit mode	LIUE	_	±0.7	±1.5		Includes quantization
Т		12 bit mode		_	±1.75			
Р	Differential Non-Linearity	10 bit mode ³	DNL	_	±0.5	±1.0	LSB ²	_
Т		8 bit mode ³		_	±0.3	±0.5		
Т		12 bit mode		_	±1.5	_		
С	Integral Non-Linearity	10 bit mode	INL	_	±0.5	±1.0	LSB ²	_
Т	,	8 bit mode		_	±0.3	±0.5		
Т		12 bit mode		_	±1.5	1		
Р	Zero-Scale Error	10 bit mode	E _{ZS}	_	±0.5	±1.5	LSB ²	$V_{ADIN} = V_{SSAD}$
Т		8 bit mode		_	±0.5	±0.5		
Т		12 bit mode		_	±1.0	1		
Р	Full-Scale Error	10 bit mode	E _{FS}	_	±0.5	±1	LSB ²	$V_{ADIN} = V_{DDAD}$
Т		8 bit mode		_	±0.5	±0.5		
		12 bit mode			-1 to 0			
D	Quantization Error	10 bit mode	EQ	_	_	±0.5	LSB ²	_
		8 bit mode		_	_	±0.5		

Table 16. 12-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$) (continued)

С	Characteristic	Conditions	Symbol	Min.	Typical ¹	Max.	Unit	Comment
		12 bit mode		_	±2	_		4
D	Input Leakage Error	10 bit mode	E _{IL}	_	±0.2	<u>±</u> 4	LSB ²	Pad leakage ⁴ *R _{AS}
		8 bit mode		_	±0.1	±1.2		//C
D	Temp Sensor	-40°C to 25°C	m	_	1.646	_	mV/°C	
	Slope	25°C to 85°C	111	_	1.769	_	IIIV/ C	
D	Temp Sensor Voltage	25°C	V _{TEMP25}	_	701.2	_	mV	

Typical values assume V_{DDAD} = 3.0 V, Temp = 25 °C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

Table 17. Flash Characteristics

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase –40°C to 85°C	V _{prog/erase}	1.8	_	3.6	V
D	Supply voltage for read operation	V _{Read}	1.8	_	3.6	V
D	Internal FCLK frequency ¹	f _{FCLK}	150	_	200	kHz
D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	_	6.67	μS
Р	Byte program time (random location) ²	t _{prog}		9	1	t _{Fcyc}
Р	Byte program time (burst mode) ²	t _{Burst}	4			t _{Fcyc}
Р	Page erase time ²	t _{Page}	4000			t _{Fcyc}
Р	Mass erase time ²	t _{Mass}		20,000		t _{Fcyc}
	Byte program current ³	RI _{DDBP}	_	4	_	mA
	Page erase current ³	RI _{DDPE}	_	6	_	mA
С	Program/erase endurance ⁴ T_L to $T_H = -40$ °C to + 85°C $T = 25$ °C	_	10,000	 100,000		cycles
С	Data retention ⁵	t _{D_ret}	15	100	_	years

The frequency of this clock is controlled by a software setting.

Freescale Semiconductor

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$

Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

- ³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0 \text{ V}$, bus frequency = 4.0 MHz.
- Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory.
- Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, Typical Data Retention for Nonvolatile Memory.

3.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

3.14.1 Conducted Transient Susceptibility

Microcontroller transient conducted susceptibility is measured in accordance with an internal Freescale test method. The measurement is performed with the microcontroller installed on a custom EMC evaluation board and running specialized EMC test software designed in compliance with the test method. The conducted susceptibility is determined by injecting the transient susceptibility signal on each pin of the microcontroller. The transient waveform and injection methodology is based on IEC 61000-4-4 (EFT/B). The transient voltage required to cause performance degradation on any pin in the tested configuration is greater than or equal to the reported levels unless otherwise indicated by footnotes below Table 18.

Table 18. Conducted Susceptibility, EFT/B

Parameter	Symbol	Conditions	f _{OSC} /f _{BUS}	Result	Amplitude ¹ (Min)	Unit
				Α	2.3	
Conducted susceptibility, electrical fast transient/burst (EFT/B)	V _{CS_EFT}	$V_{DD} = 3.3 \text{ V}$ $T_A = +25^{\circ}\text{C}$	8 MHz crystal	В	4.0	kV
				package type	8 MHz bus	С
				D	>4.0	

Data based on qualification test results. Not tested in production.

The susceptibility performance classification is described in Table 19.

Table 19. Susceptibility Performance Classification

Result	Performance Criteria				
Α	No failure	The MCU performs as designed during and after exposure.			
В	Self-recovering failure	The MCU does not perform as designed during exposure. The MCU returns automatically to normal operation after exposure is removed.			
С	Soft failure	The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the RESET pin is asserted.			


Table 19. Susceptibility Performance Classification (continued)

Result	Performance Criteria				
D	Hard failure	The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the power to the MCU is cycled.			
E	Damage	The MCU does not perform as designed during and after exposure. The MCU cannot be returned to proper operation due to physical damage or other permanent performance degradation.			

4 Ordering Information

This section contains ordering information for the device numbering system.

Example of the device numbering system:




5 Package Information


Table 20. Package Descriptions

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
32	Low Quad Flat Package	LQFP	LC	873A	98ASH70029A
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B
20	Small Outline Integrated Circuit	SOIC	WJ	751D	98ASB42343B
16	Plastic Dual In-line Package	PDIP	PG	648	98ASB42431B
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A


5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 20.







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	IT TO SCALE
TITLE:	DOCUMENT NO	1: 98ASH70029A	REV: C	
LOW PROFILE QUAD FLAT PA	CASE NUMBER	2: 873A-04	01 APR 2005	
32 LEAD, 0.8 PITCH (7 X 7 X 1.4)		STANDARD: JE	IDEC MS-026 BBA	



DETAIL G







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	IT TO SCALE
TITLE: LOW PROFILE QUAD FLAT PACK (LQFP) 32 LEAD, 0.8 PITCH (7 X 7 X 1.4)		DOCUMENT NO	1: 98ASH70029A	REV: C
		CASE NUMBER: 873A-04 01 APR 200		
		STANDARD: JE	IDEC MS-026 BBA	

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5-1994.
- 3 DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H.
- 4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE DATUM C.
- DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THZ LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07 MM.
- 6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- 8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 MM AND 0.25 MM FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	IT TO SCALE
TITLE:		DOCUMENT NO]: 98ASH70029A	REV: C
LOW PROFILE QUAD FLAT P	CASE NUMBER	R: 873A-04	01 APR 2005	
32 LEAD, 0.8 PITCH (7 X 7 X 1.4)		STANDARD: JE	IDEC MS-026 BBA	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
CASEOUTLINE		DOCUMENT NO): 98ASB42345B	REV: G
		CASE NUMBER	R: 751F-05	10 MAR 2005
		STANDARD: MS	S-013AE	




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: SOIC, WIDE BOD'	Υ.	DOCUMENT NO	: 98ASB42345B	REV: G
28 LEAD CASEOUTLINE		CASE NUMBER	: 751F-05	10 MAR 2005
		STANDARD:	MS-013AE	

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- 4. 751F-01 THRU -04 OBSOLETE. NEW STANDARD: 751F-05

<u>/5.</u>

THIS DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION ALLOWABLE DAM BAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THIS DIMENSION AT MAXIMUM MATERIAL CONDITION.


© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: SOIC, WIDE BOD)Y.	DOCUMENT NO): 98ASB42345B	REV: G
28 LEAD		CASE NUMBER	2: 751F-05	10 MAR 2005
CASEOUTLINE		STANDARD: MS	S-013AE	




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	07 017011	DOCUMENT NO): 98ASB42343B	REV: J
20LD SOIC W/B, 1.27 PITCH CASE-OUTLINE		CASE NUMBER	2: 751D-07	23 MAR 2005
		STANDARD: JE	DEC MS-013AC	

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	7 5 7 7 7 1 1	DOCUMENT NO): 98ASB42343B	REV: J
20LD SOIC W/B, 1.27 PITCH, CASE OUTLINE		CASE NUMBER	R: 751D-07	23 MAR 2005
CASE OUTEIN	STANDARD: JE	DEC MS-013AC		






© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
TITLE:		DOCUMENT NO]: 98ASB42431B	REV: T	
16 LD PDIP		CASE NUMBER	ASE NUMBER: 648-08		
10 25 1 511		STANDARD: NE	IN-JEDEC		

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCH.
- A DIMENSION TO CENTER OF LEADS WHEN FORMED PARALLEL.
- A. DIMENSIONS DOES NOT INCLUDE MOLD FLASH.
- 5. ROUNDED CORNERS OPTIONAL.
- 6. 648-01 THRU -08 OBSOLETE, NEW STANDARD 648-09.


		MILLIM	ETERS		NCHES		MILLIMETERS			NCHES	
	DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	X	MIN	MAX
	А	18.80	19.55	0.740	0.770						
	В	6.35	6.85	0.250	0.270						
	С	3.69	4.44	0.145	0.175						
	D	0.39	0.53	0.015	0.021						
	F	1.02	1.77	0.040	0.070						
	G	2.54	BSC	0.1	00 BSC						
	Н	1.27	BSC	0.0	50 BSC						
	J	0.21	0.38	0.008	0.015						
	K	2.80	3.30	0.110	0.130						
	L	7.50	7.74	0.295	0.305						
	М	0.	10°	0.	10°						
	S	0.51	1.01	0.020	0.040						
	© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUT	LINE	PRINT	VERS	SION NO	OT TO SCALE			
	TITLE	TITLE: DOCUMENT NO: 98A			: 98ASB4	2431	В	REV: T			
	16 LD PDIP			CASE NUMBER: 648-08 19 MAY 20			19 MAY 2005				
				STAN	DARD: NO	N-JEDEC					


STYLE 1: STYLE 2: PIN 1. CATHODE PIN 1. COMMON DRAIN 2. COMMON DRAIN 2. CATHODE 3. CATHODE 3. COMMON DRAIN 4. CATHODE 4. COMMON DRAIN 5. CATHODE 5. COMMON DRAIN 6. CATHODE 6. COMMON DRAIN 7. CATHODE 7. COMMON DRAIN 8. CATHODE 8. COMMON DRAIN 9. ANODE 9. GATE 10. ANODE 10. SOURCE 11. ANODE 11. GATE 12. ANODE 12. SOURCE 13. ANODE 13. GATE 14. SOURCE 14. ANODE 15. ANODE 15. GATE 16. ANODE 16. SOURCE

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCAL	
TITLE:		DOCUMENT NO): 98ASB42431B	REV: T
16 LD PDIP		CASE NUMBER: 648-08		19 MAY 2005
		STANDARD: NO	N-JEDEC	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE PRINT VERSI	[DN N[IT TO SCALE
TITLE:	DOCUMENT NO: 98ASH70247A		REV: B	
16 LD TSSOP, PITCH 0.6	CASE NUMBER: 948F-01 19 MAY 2			
		STANDARD: JEDEC		





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
TITLE: 16 LD TSSOP, PITCH 0.65MM		DOCUMENT NO: 98ASH70247A		REV: B	
		CASE NUMBER	948F-01	19 MAY 2005	
		STANDARD: JE	DEC		

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.



DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE



DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE



DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.



DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE -W-

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
16 LD ISSOP, PITCH 0.65MM		DOCUMENT NO: 98ASH70247A		REV: B	
		CASE NUMBER: 948F-01 19 MAY			
		STANDARD: JE	DEC		





How to Reach Us:

Home Page:

www.freescale.com

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08QE8

Rev. 3 1/2008

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2007–2008. All rights reserved.



Preliminary Subject to Change Without Notice