

### Mixed Signal Byte-Programmable EPROM MCU

#### **Analog Peripherals**

- 10-Bit ADC (C8051T610/1/2/3/6 only)
  - Up to 500 ksps
  - Up to 21, 17, or 13 external single-ended inputs VREF from external pin, V<sub>DD</sub>, or internal regulator
  - Built-in temperature sensor
  - External conversion start input
- Comparators
  - Programmable hysteresis and response time
  - Configurable as interrupt or reset source (Comparator0)
    - Low current (< 0.5 µA)

#### **On-Chip Debug**

- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
- C8051F310 can be used as in-system code development platform; complete development kit available

#### Supply Voltage 1.8 to 3.6 V

- On-chip LDO regulator for core supply
- On-chip voltage supply monitor

#### High Speed 8051 µC Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to 25 MIPS throughput with 25 MHz clock
- Expanded interrupt handler

#### Memory

- 1280 bytes internal data RAM (1024 + 256) -
- 16 kB (C8051T610/1/6/7) or 8 kB (C8051T612/3/4/5) byte-programmable EPROM code memory

#### **Digital Peripherals**


- 29/25/21 Port I/O; 5 V tolerant
- Hardware enhanced UART, SMBus™, and SPI™ serial ports
- Four general purpose 16-bit counter/timers
- 16-bit programmable counter array (PCA) with five capture/compare modules

#### **Clock Sources**

- Internal oscillator: 24.5 MHz with ±2% accuracy supports crystal-less UART operation
- External oscillator: RC, C, or clock
- Can switch between clock sources on-the-fly; useful in power saving modes

#### **Temperature Range:** -40 to +85 °C Packages

- 32-pin LQFP (C8051T610/2/4)
- 28-pin QFN (C8051T611/3/5)
- 24-pin QFN (C8051T616/7)



Rev. 0.3 12/07 Copyright © 2007 by Silicon Laboratories C8051T61x This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

NOTES:

## **Table of Contents**

1.	System Overview	15
	1.1. CIP-51™ Microcontroller Core	
	1.1.1. Fully 8051 Compatible	
	1.1.2. Improved Throughput	
	1.1.3. Additional Features	
	1.2. On-Chip Memory	22
	1.3. On-Chip Debug Circuitry	23
	1.4. Programmable Digital I/O and Crossbar	
	1.5. Serial Ports	25
	1.6. Programmable Counter Array	25
	1.7. 10-Bit Analog to Digital Converter	
	1.8. Comparators	
2.	Absolute Maximum Ratings	
3.	Global DC Electrical Characteristics	29
	Pinout and Package Definitions	
5.	ADC0 - 10-Bit SAR ADC (C8051T610/1/2/3/6 Only)	43
	5.1. Analog Multiplexer	44
	5.2. Gain Setting	
	5.3. Output Coding	
	5.4. 8-Bit Mode	
	5.5. Temperature Sensor	
	5.5.1. Calibration	
	5.6. Modes of Operation	
	5.6.1. Starting a Conversion	
	5.6.2. Tracking Modes	49
	5.6.3. Settling Time Requirements	50
	5.7. Programmable Window Detector	
	5.7.1. Window Detector Example	
6.	Voltage Reference Options	
7.		
	Voltage Regulator (REG0)	
9.	CIP-51 Microcontroller	
	9.1. Instruction Set	
	9.1.1. Instruction and CPU Timing	
	9.1.2. MOVX Instruction and Program Memory	
	9.2. Memory Organization	
	9.2.1. Program Memory	
	9.2.2. Data Memory	
	9.2.3. General Purpose Registers	81
	9.2.4. Bit Addressable Locations	
	9.2.5. Stack	
	9.2.6. Special Function Registers	
	9.2.7. Register Descriptions	85



9.3. Interrupt Handler	
9.3.1. MCU Interrupt Sources and Vectors	89
9.3.2. External Interrupts	90
9.3.3. Interrupt Priorities	90
9.3.4. Interrupt Latency	90
9.3.5. Interrupt Register Descriptions	92
9.4. Power Management Modes	
9.4.1. Idle Mode	
9.4.2. Stop Mode	
10. Reset Sources	
10.1.Power-On Reset	
10.2.Power-Fail Reset/V <sub>DD</sub> Monitor	
10.3.External Reset	
10.4.Missing Clock Detector Reset	
10.5.Comparator0 Reset	
10.6.PCA Watchdog Timer Reset	
10.7.EPROM Error Reset	
10.8.Software Reset	
11. EPROM Program Memory	
11.1.Programming the EPROM Memory	
11.2.Security Options	107
11.3.Program Memory CRC	
11.3.1.Performing 32-bit CRCs on Full EPROM Content	
11.3.2.Performing 16-bit CRCs on 256-Byte EPROM Blocks	
12. External RAM	
13. Oscillators	
13.1.Calibrated Internal Oscillator	
13.2.External Oscillator Drive Circuit	113
13.3.System Clock Selection	113
13.4.External Capacitor Example	115
13.5.External RC Example	
14. Port Input/Output	116
14.1.Priority Crossbar Decoder	118
14.2.Port I/O Initialization	
14.3.General Purpose Port I/O	
15. SMBus	
15.1.Supporting Documents	
15.2.SMBus Configuration	
15.3.SMBus Operation	
15.3.1.Arbitration	
15.3.2.Clock Low Extension	
15.3.3.SCL Low Timeout	
15.3.4.SCL High (SMBus Free) Timeout	
15.4.Using the SMBus.	
15.4.1.SMBus Configuration Register	136



4

15.4.2.SMB0CN Control Register	
15.4.3.Data Register	
15.5.SMBus Transfer Modes	
15.5.1.Master Transmitter Mode	143
15.5.2.Master Receiver Mode	144
15.5.3.Slave Receiver Mode	
15.5.4. Slave Transmitter Mode	146
15.6.SMBus Status Decoding	147
16.UART0	149
16.1.Enhanced Baud Rate Generation	150
16.2.Operational Modes	
16.2.1.8-Bit UART	
16.2.2.9-Bit UART	
16.3.Multiprocessor Communications	
17. Enhanced Serial Peripheral Interface (SPI0)	
17.1.Signal Descriptions	
17.1.1.Master Out, Slave In (MOSI)	
17.1.2.Master In, Slave Out (MISO)	
17.1.3.Serial Clock (SCK)	
17.1.4.Slave Select (NSS)	
17.2.SPI0 Master Mode Operation	
17.3.SPI0 Slave Mode Operation	
17.4.SPI0 Interrupt Sources	
17.5.Serial Clock Timing	
17.6.SPI Special Function Registers	
18. Timers	
18.1.Timer 0 and Timer 1	
18.1.1.Mode 0: 13-bit Counter/Timer	
18.1.2.Mode 1: 16-bit Counter/Timer	
18.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload	
18.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	
18.2.Timer 2 18.2.1.16-bit Timer with Auto-Reload	
18.2.2.8-bit Timers with Auto-Reload	
18.3.Timer 3 18.3.1.16-bit Timer with Auto-Reload	
18.3.2.8-bit Timers with Auto-Reload	
19. Programmable Counter Array	
19.1.PCA Counter/Timer	
19.2.Capture/Compare Modules	
19.2.1.Edge-triggered Capture Mode	
19.2.2.Software Timer (Compare) Mode	
19.2.3.High-Speed Output Mode	
19.2.4. Frequency Output Mode	
19.2.5.8-Bit Pulse Width Modulator Mode	194



19.2.6.16-Bit Pulse Width Modulator Mode1	195
19.3.Watchdog Timer Mode 1	196
19.3.1.Watchdog Timer Operation 1	196
19.3.2.Watchdog Timer Usage 1	
19.4.Register Descriptions for PCA 1	199
20. C2 Interface	204
20.1.C2 Interface Registers	204
20.2.C2 Pin Sharing	209
Contact Information	



## List of Figures

1.	System Overview	
	Figure 1.1. C8051T610/2/4 Block Diagram (32-pin LQFP)	17
	Figure 1.2. C8051T611/3/5 Block Diagram (28-pin QFN)	
	Figure 1.3. C8051T616/7 Block Diagram (24-pin QFN)	
	Figure 1.4. On-Chip Clock and Reset	
	Figure 1.5. On-Board Memory Map	
	Figure 1.6. Digital Crossbar Diagram	24
	Figure 1.7. PCA Block Diagram	
	Figure 1.8. 10-Bit ADC Block Diagram	
	Figure 1.9. Comparator0 Block Diagram	
2.	Absolute Maximum Ratings	
3.	Global DC Electrical Characteristics	
4.	Pinout and Package Definitions	
	Figure 4.1. LQFP-32 Pinout Diagram (Top View)	33
	Figure 4.2. LQFP-32 Package Diagram	34
	Figure 4.3. QFN-28 Pinout Diagram (Top View)	35
	Figure 4.4. QFN-28 Package Drawing	36
	Figure 4.5. Typical QFN-28 Landing Diagram	37
	Figure 4.6. QFN-28 Solder Paste Recommendation	
	Figure 4.7. QFN-24 Pinout Diagram (Top View)	39
	Figure 4.8. QFN-24 Package Drawing	40
	Figure 4.9. Typical QFN-24 Landing Diagram	
	Figure 4.10. QFN-24 Solder Paste Recommendation	42
5.	ADC0 - 10-Bit SAR ADC (C8051T610/1/2/3/6 Only)	
	Figure 5.1. ADC0 Functional Block Diagram	
	Figure 5.2. Temperature Sensor Transfer Function	
	Figure 5.3. Temperature Sensor Error with 1-Point Calibration (V <sub>REF</sub> = 2.4 V)	46
	Figure 5.4. ADC Tracking and Conversion Timing	49
	Figure 5.5. ADC0 Equivalent Input Circuits	50
	Figure 5.6. ADC Window Compare Example (Left-Justified Data)	55
6.	Voltage Reference Options	
	Figure 6.1. Voltage Reference Functional Block Diagram	60
7.	Comparators	
	Figure 7.1. Comparator0 Functional Block Diagram	62
	Figure 7.2. Comparator1 Functional Block Diagram	63
	Figure 7.3. Comparator Hysteresis Plot	64
8.	Voltage Regulator (REG0)	
9.	CIP-51 Microcontroller	
	Figure 9.1. CIP-51 Block Diagram	74
	Figure 9.2. Memory Map	80
10	Reset Sources	
	Figure 10.1. Reset Sources	99
	Figure 10.2. Power-On and V <sub>DD</sub> Monitor Reset Timing	100



11.EPROM Program Memory	
Figure 11.1. EPROM Program Memory Map	107
12. External RAM	
13. Oscillators	
Figure 13.1. Oscillator Diagram	110
14. Port Input/Output	
Figure 14.1. Port I/O Functional Block Diagram	116
Figure 14.2. Port I/O Cell Block Diagram	117
Figure 14.3. Crossbar Priority Decoder with No Pins Skipped	118
Figure 14.4. Crossbar Priority Decoder with Two Pins Skipped	119
15.SMBus	
Figure 15.1. SMBus Block Diagram	131
Figure 15.2. Typical SMBus Configuration	132
Figure 15.3. SMBus Transaction	
Figure 15.4. Typical SMBus SCL Generation	137
Figure 15.5. Typical Master Transmitter Sequence	143
Figure 15.6. Typical Master Receiver Sequence	144
Figure 15.7. Typical Slave Receiver Sequence	145
Figure 15.8. Typical Slave Transmitter Sequence	
16.UART0	
Figure 16.1. UART0 Block Diagram	149
Figure 16.2. UART0 Baud Rate Logic	150
Figure 16.3. UART Interconnect Diagram	151
Figure 16.4. 8-Bit UART Timing Diagram	
Figure 16.5. 9-Bit UART Timing Diagram	152
Figure 16.6. UART Multi-Processor Mode Interconnect Diagram	153
17. Enhanced Serial Peripheral Interface (SPI0)	
Figure 17.1. SPI Block Diagram	157
Figure 17.2. Multiple-Master Mode Connection Diagram	160
Figure 17.3. 3-Wire Single Master and Slave Mode Connection Diagram	
Figure 17.4. 4-Wire Single Master and Slave Mode Connection Diagram	160
Figure 17.5. Master Mode Data/Clock Timing	162
Figure 17.6. Slave Mode Data/Clock Timing (CKPHA = 0)	163
Figure 17.7. Slave Mode Data/Clock Timing (CKPHA = 1)	163
Figure 17.8. SPI Master Timing (CKPHA = 0)	167
Figure 17.9. SPI Master Timing (CKPHA = 1)	
Figure 17.10. SPI Slave Timing (CKPHA = 0)	
Figure 17.11. SPI Slave Timing (CKPHA = 1)	168
18. Timers	
Figure 18.1. T0 Mode 0 Block Diagram	
Figure 18.2. T0 Mode 2 Block Diagram	
Figure 18.3. T0 Mode 3 Block Diagram	
Figure 18.4. Timer 2 16-Bit Mode Block Diagram	
Figure 18.5. Timer 2 8-Bit Mode Block Diagram	
Figure 18.6. Timer 3 16-Bit Mode Block Diagram	182



8

Figure 18.7. Timer 3 8-Bit Mode Block Diagram	183
Figure 19.1. PCA Block Diagram	187
Figure 19.2. PCA Counter/Timer Block Diagram	
Figure 19.3. PCA Interrupt Block Diagram	
Figure 19.4. PCA Capture Mode Diagram	190
Figure 19.5. PCA Software Timer Mode Diagram	191
Figure 19.6. PCA High Speed Output Mode Diagram	192
Figure 19.7. PCA Frequency Output Mode	193
Figure 19.8. PCA 8-Bit PWM Mode Diagram	
Figure 19.9. PCA 16-Bit PWM Mode	195
Figure 19.10. PCA Module 4 with Watchdog Timer Enabled	
20. C2 Interface	
Figure 20.1. Typical C2 Pin Sharing 2	209

## **List of Tables**

1.	System Overview	
	Table 1.1. Product Selection Guide	16
2.	Absolute Maximum Ratings	
	Table 2.1. Absolute Maximum Ratings*	
3.	Global DC Electrical Characteristics	
	Table 3.1. Global DC Electrical Characteristics	
	Table 3.2. Electrical Characteristics Quick Reference	30
4.	Pinout and Package Definitions	
	Table 4.1. Pin Definitions for the C8051T61x	31
	Table 4.2. LQFP-32 Package Dimensions	34
	Table 4.3. QFN-28 Package Dimensions	36
	Table 4.4. QFN-24 Package Dimensions	40
5.	ADC0 - 10-Bit SAR ADC (C8051T610/1/2/3/6 Only)	
	Table 5.1. ADC0 Electrical Characteristics	58
6.	Voltage Reference Options	
	Table 6.1. External Voltage Reference Circuit Electrical Characteristics	61
7.	Comparators	
	Table 7.1. Comparator Electrical Characteristics	71
8.	Voltage Regulator (REG0)	
	Table 8.1. Internal Voltage Regulator Electrical Characteristics	73
9.	CIP-51 Microcontroller	
	Table 9.1. CIP-51 Instruction Set Summary	
	Table 9.2. Special Function Register (SFR) Memory Map	
	Table 9.3. Special Function Registers	
	Table 9.4. Interrupt Summary	91
10	Reset Sources	
	Table 10.1. User Code Space Address Limits	
	Table 10.2. Reset Electrical Characteristics	105
11	.EPROM Program Memory	
	Table 11.1. EPROM Electrical Characteristics	
	Table 11.2. Security Byte Decoding	107
	. External RAM	
13	Oscillators	
	Table 13.1. Internal Oscillator Electrical Characteristics	112
14	Port Input/Output	(
	Table 14.1. Port I/O DC Electrical Characteristics	130
15	SMBus	
	Table 15.1. SMBus Clock Source Selection	
	Table 15.2. Minimum SDA Setup and Hold Times	
	Table 15.3. Sources for Hardware Changes to SMB0CN	
	Table 15.4. SMBus Status Decoding	147
16	UARTO	

 Table 16.1. Timer Settings for Standard Baud Rates



10

Using the Internal Oscillator	156
17. Enhanced Serial Peripheral Interface (SPI0)	
Table 17.1. SPI Slave Timing Parameters	169
18. Timers	
19. Programmable Counter Array	
Table 19.1. PCA Timebase Input Options	188
Table 19.2. PCA0CPM Register Settings for PCA Capture/Compare Modules         Table 19.3. Watchdog Timer Timeout Intervals <sup>1</sup>	189
Table 19.3. Watchdog Timer Timeout Intervals <sup>1</sup>	198
20.C2 Interface	



## List of Registers

SFR Definition 5.1. TOFFH: Temperature Offset Measurement High Byte .	46
SFR Definition 5.2. TOFFL: Temperature Offset Measurement Low Byte	47
SFR Definition 5.3. AMX0P: AMUX0 Positive Channel Select	51
SFR Definition 5.4. ADC0CF: ADC0 Configuration	52
SFR Definition 5.5. ADC0H: ADC0 Data Word High Byte	52
SFR Definition 5.6. ADC0L: ADC0 Data Word Low Byte	53
SFR Definition 5.7. ADC0CN: ADC0 Control	
SFR Definition 5.8. ADC0GTH: ADC0 Greater-Than High Byte	56
SFR Definition 5.9. ADC0GTL: ADC0 Greater-Than Low Byte	56
SFR Definition 5.10. ADC0LTH: ADC0 Less-Than High Byte	56
SFR Definition 5.11. ADC0LTL: ADC0 Less-Than Low Byte	57
SFR Definition 6.1. REF0CN: Reference Control	61
SFR Definition 7.1. CPT0CN: Comparator0 Control	65
SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection	66
SFR Definition 7.3. CPT0MD: Comparator0 Mode Selection	67
SFR Definition 7.4. CPT1CN: Comparator1 Control	
SFR Definition 7.5. CPT1MX: Comparator1 MUX Selection	69
SFR Definition 7.6. CPT1MD: Comparator1 Mode Selection	70
SFR Definition 8.1. REG0CN: Voltage Regulator Control	73
SFR Definition 9.1. DPL: Data Pointer Low Byte	
SFR Definition 9.2. DPH: Data Pointer High Byte	86
SFR Definition 9.3. SP: Stack Pointer	
SFR Definition 9.4. PSW: Program Status Word	
SFR Definition 9.5. ACC: Accumulator	
SFR Definition 9.6. B: B Register	
SFR Definition 9.7. IE: Interrupt Enable	
SFR Definition 9.8. IP: Interrupt Priority	
SFR Definition 9.9. EIE1: Extended Interrupt Enable 1	
SFR Definition 9.10. EIP1: Extended Interrupt Priority 1	
SFR Definition 9.11. IT01CF: INT0/INT1 Configuration	
SFR Definition 9.12. PCON: Power Control	
SFR Definition 10.1. VDM0CN: VDD Monitor Control	
SFR Definition 10.2. RSTSRC: Reset Source	
SFR Definition 12.1. EMIOCN: External Memory Interface Control	
SFR Definition 13.1. OSCICL: Internal Oscillator Calibration	
SFR Definition 13.2. OSCICN: Internal Oscillator Control	
SFR Definition 13.3. CLKSEL: Clock Select	
SFR Definition 13.4. OSCXCN: External Oscillator Control	
SFR Definition 14.1. XBR0: Port I/O Crossbar Register 0	
SFR Definition 14.2. XBR1: Port I/O Crossbar Register 1	
SFR Definition 14.3. P0: Port0	
SFR Definition 14.4. P0MDIN: Port0 Input Mode	
SFR Definition 14.5. P0MDOUT: Port0 Output Mode	124



SFR Definition 14.6. P0SKIP: Port0 Skip	124
SFR Definition 14.7. P1: Port1	
SFR Definition 14.8. P1MDIN: Port1 Input Mode	
SFR Definition 14.9. P1MDOUT: Port1 Output Mode	
SFR Definition 14.10. P1SKIP: Port1 Skip	
SFR Definition 14.11. P2: Port2	
SFR Definition 14.12. P2MDIN: Port2 Input Mode	
SFR Definition 14.13. P2MDOUT: Port2 Output Mode	
SFR Definition 14.14. P2SKIP: Port2 Skip	
SFR Definition 14.15. P3: Port3	
SFR Definition 14.16. P3MDIN: Port3 Input Mode	
SFR Definition 14.17. P3MDOUT: Port3 Output Mode	
SFR Definition 15.1. SMB0CF: SMBus Clock/Configuration	
SFR Definition 15.2. SMB0CN: SMBus Control	
SFR Definition 15.3. SMB0DAT: SMBus Data	
SFR Definition 16.1. SCON0: Serial Port 0 Control	
SFR Definition 16.2. SBUF0: Serial (UART0) Port Data Buffer	
SFR Definition 17.1. SPI0CFG: SPI0 Configuration	
SFR Definition 17.2. SPI0CN: SPI0 Control	
SFR Definition 17.3. SPI0CKR: SPI0 Clock Rate	
SFR Definition 17.4. SPI0DAT: SPI0 Data	
SFR Definition 18.1. TCON: Timer Control	
SFR Definition 18.2. TMOD: Timer Mode	
SFR Definition 18.3. CKCON: Clock Control	
SFR Definition 18.4. TLO: Timer 0 Low Byte	
SFR Definition 18.5. TL1: Timer 1 Low Byte	
SFR Definition 18.6. TH0: Timer 0 High Byte	
SFR Definition 18.7. TH1: Timer 1 High Byte	
SFR Definition 18.8. TMR2CN: Timer 2 Control	
SFR Definition 18.9. TMR2RLL: Timer 2 Reload Register Low Byte	
SFR Definition 18.10. TMR2RLH: Timer 2 Reload Register High Byte	
SFR Definition 18.11. TMR2L: Timer 2 Low Byte	
SFR Definition 18.12. TMR2H Timer 2 High Byte	
SFR Definition 18.13. TMR3CN: Timer 3 Control	
SFR Definition 18.14. TMR3RLL: Timer 3 Reload Register Low Byte	
SFR Definition 18.15. TMR3RLH: Timer 3 Reload Register High Byte	
SFR Definition 18.16. TMR3L: Timer 3 Low Byte	
SFR Definition 18.17. TMR3H Timer 3 High Byte	
SFR Definition 19.1. PCA0CN: PCA Control	
SFR Definition 19.2. PCA0MD: PCA Mode	
SFR Definition 19.3. PCA0CPMn: PCA Capture/Compare Mode Registers .	
SFR Definition 19.4. PCA0L: PCA Counter/Timer Low Byte	
SFR Definition 19.5. PCA0H: PCA Counter/Timer High Byte	
SFR Definition 19.6. PCA0CPLn: PCA Capture Module Low Byte	
SFR Definition 19.7. PCA0CPHn: PCA Capture Module High Byte	



C2 Register Definition 20.1. C2ADD: C2 Address	204
C2 Register Definition 20.2. DEVICEID: C2 Device ID	205
C2 Register Definition 20.3. REVID: C2 Revision ID	205
C2 Register Definition 20.4. DEVCTL: C2 Device State	205
C2 Register Definition 20.5. EPCTL: C2 EPROM Programming Control	206
C2 Register Definition 20.6. EPDAT: C2 EPROM Data	206
C2 Register Definition 20.7. EPADDRH: C2 EPROM Address High Byte	206
C2 Register Definition 20.8. EPADDRL: C2 EPROM Address Low Byte	207
C2 Register Definition 20.9. CRC0: CRC Byte 0	207
C2 Register Definition 20.10. CRC1: CRC Byte 1	207
C2 Register Definition 20.11. CRC2: CRC Byte 2	208
C2 Register Definition 20.12. CRC3: CRC Byte 3	208



### 1. System Overview

C8051T61x devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- C8051F31x ISP Flash devices are available for quick in-system code development
- True 10-bit 500 ksps 23-channel single-ended ADC with analog multiplexer (C8051T610/1/2/3/6)
- Precision calibrated 24.5 MHz internal oscillator
- 16 kB (C8051T610/1/6/7) or 8 kB (C8051T612/3/4/5) byte-programmable EPROM
- 1280 bytes of on-chip RAM
- SMBus/I<sup>2</sup>C, Enhanced UART, and SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with five capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, V<sub>DD</sub> Monitor, and Temperature Sensor
- On-chip Voltage Comparators (2)
- 29/25/21 Port I/O

With on-chip Power-On Reset,  $V_{DD}$  monitor, Watchdog Timer, and clock oscillator, the C8051T61x devices are truly stand-alone System-on-a-Chip solutions. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

Code written for the C8051T61x family of processors will run on the C8051F31x family of Mixed-signal ISP Flash microcontrollers, providing a quick, cost-effective way to develop code without requiring special emulator circuitry. The C8051T61x processors include Silicon Laboratories' 2-Wire C2 Debug and Programming interface, which allows non-intrusive (uses no on-chip resources), full speed, in-circuit debug-ging using the production MCU installed in the final application. This debug logic supports inspection of memory, viewing and modification of special function registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 1.8-to-3.6 V operation over the industrial temperature range (-45 to +85 °C). An internal LDO is used to supply the processor core voltage at 1.8 V. The Port I/O and RST pins are tolerant of input signals up to 5 V. The C8051T61x are available in 32-pin LQFP, 28-pin QFN, and 24-pin QFN packages. See Table 1.1 for ordering part numbers. Note: QFN packages are also referred to as MLP or MLF packages.



Ordering Part Number	MIPS (Peak)	EPROM Code Memory (bytes)	RAM (Bytes)	Calibrated Internal 24.5 MHz Oscillator	SMBus/I2C	Enhanced SPI	UART	Timers (16-bit)	Programmable Counter Array	Digital Port I/Os	10-bit 500 ksps ADC	Temperature Sensor	Analog Comparators	Lead-free (RoHS Compliant)	Package
C8051T610-GQ	25	16 k	1280	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	29	$\checkmark$	$\checkmark$	2	$\checkmark$	LQFP-32
C8051T611-GM	25	16 k	1280	$\checkmark$	$\checkmark$	~	$\checkmark$	$\checkmark$	$\checkmark$	25	$\checkmark$	$\checkmark$	2	$\checkmark$	QFN-28
C8051T612-GQ	25	8 k	1280	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	29	$\checkmark$	$\checkmark$	2	$\checkmark$	LQFP-32
C8051T613-GM	25	8 k	1280	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	25	$\checkmark$	$\checkmark$	2	$\checkmark$	QFN-28
C8051T614-GQ	25	8 k	1280	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	29	-	-	2	$\checkmark$	LQFP-32
C8051T615-GM	25	8 k	1280	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	25	-	-	2	$\checkmark$	QFN-28
C8051T616-GM	25	16 k	1280	$\checkmark$	~	$\checkmark$	$\checkmark$	$\checkmark$	~	21	$\checkmark$	$\checkmark$	2	$\checkmark$	QFN-24
C8051T617-GM	25	16 k	1280	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	21	-	-	2	$\checkmark$	QFN-24

Table 1.1. Product Selection Guide






Figure 1.1. C8051T610/2/4 Block Diagram (32-pin LQFP)






Figure 1.2. C8051T611/3/5 Block Diagram (28-pin QFN)






Figure 1.3. C8051T616/7 Block Diagram (24-pin QFN)



### 1.1. CIP-51<sup>™</sup> Microcontroller Core

#### 1.1.1. Fully 8051 Compatible

The C8051T61x family utilizes Silicon Laboratories' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51<sup>™</sup> instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052, including four 16-bit counter/timers, a full-duplex UART with extended baud rate configuration, an enhanced SPI port, 1280 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and 29/25/21 I/O pins.

#### 1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1



#### 1.1.3. Additional Features

The C8051T61x SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides 14 interrupt sources into the CIP-51, allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip  $V_{DD}$  monitor (forces reset when power supply voltage drops below  $V_{RST}$  as given in Table 10.2 on page 105), a Watchdog Timer, a Missing Clock Detector, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an errant EPROM access circuit. Each reset source except for the POR, Reset Input Pin, or EPROM error may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The internal oscillator is factory calibrated to 24.5 MHz  $\pm$ 2%. An external oscillator drive circuit is also included, allowing an external capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched on-the-fly between the internal and external oscillator circuits. An external oscillator can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external clock source, while periodically switching to the fast internal oscillator as needed.




Figure 1.4. On-Chip Clock and Reset



### 1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of 8 or 16 kB of byte-programmable memory. The EPROM memory requires a special off-chip programming voltage of 6.5 V applied to the VPP pin when programming. Each location in EPROM memory is programmable only once (i.e. non-erasable). See Figure 1.5 for the MCU system memory map.




Figure 1.5. On-Board Memory Map



### 1.3. On-Chip Debug Circuitry

The C8051T61x devices include on-chip Silicon Labs 2-Wire (C2) debug circuitry that provides non-intrusive, full speed, in-circuit debugging of the production part *installed in the end application*.

Silicon Labs' debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.


The C8051F31x Family of MCUs can be used to quickly develop code for a system using a device in the C8051T61x family. The C8051F31x is a family of In-System Programmable, Flash-based devices that use the same pinout as the C8051T61x devices, and can run code written for the C8051T61x. The C8051T610DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging for the C8051T610/1/2/3/4/5/6/7 MCUs. The kit includes software with a developer's studio and debugger, an evaluation assembler/linker and 'C' compiler, and the necessary cables for connection to the target board or the end-system. The development kit includes a 32-pin LQFP Socket Daughter Card for programming 32-pin TQFP devices, samples of the C8051T610-GQ, and a C8051F610 Emulation Daughter Card for rapid code development. An AC to DC wall adapter is supplied for powering the board.



### 1.4. Programmable Digital I/O and Crossbar

C8051T610/2/4 devices include 29 I/O pins (three byte-wide Ports and one 5-bit-wide Port); C8051T611/3/5 devices include 25 I/O pins (three byte-wide Ports and one 1-bit-wide Port); C8051T616/7 devices include 21 I/O pins (one byte-wide Port, two 6-bit-wide Ports and one 1-bit-wide Port). The C8051T61x Ports behave like typical 8051 Ports with a few enhancements. Each Port pin may be configured as an analog input or a digital I/O pin. Pins selected as digital I/Os may additionally be configured for push-pull or open-drain output. The "weak pullups" that are fixed on typical 8051 devices may be globally disabled, providing power savings capabilities.

The Digital Crossbar allows mapping of internal digital system resources to Port I/O pins (See Figure 1.6). On-chip counter/timers, serial buses, HW interrupts, comparator output, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.







### 1.5. Serial Ports

The C8051T61x Family includes an SMBus/I2C interface, a full-duplex UART with enhanced baud rate configuration, and an Enhanced SPI interface. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.

#### 1.6. Programmable Counter Array

An on-chip Programmable Counter/Timer Array (PCA) is included in addition to the four 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with five programmable capture/compare modules. The PCA clock is derived from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflows, an External Clock Input (ECI), the system clock, or the external oscillator clock source divided by 8. The external clock source selection is useful for real-time clock functionality, where the PCA is clocked by an external source while the internal oscillator drives the system clock.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, 8- or 16-bit Pulse Width Modulator, or Frequency Output. Additionally, Capture/Compare Module 4 offers watchdog timer (WDT) capabilities. Following a system reset, Module 4 is configured and enabled in WDT mode. The PCA Capture/Compare Module I/O and External Clock Input may be routed to Port I/O via the Digital Crossbar.




Figure 1.7. PCA Block Diagram




### 1.7. 10-Bit Analog to Digital Converter

The C8051T610/1/2/3/6 devices include an on-chip 10-bit SAR ADC with a differential single-ended input multiplexer. With a maximum throughput of 500 ksps, the ADC offers true 10-bit accuracy with an INL of  $\pm$ 1LSB. The ADC system includes a configurable analog multiplexer that selects the positive input to the ADC. Ports1-3 are available as an ADC inputs; additionally, the on-chip Temperature Sensor output and the power supply voltage (V<sub>DD</sub>) are available as ADC inputs. User firmware may shut down the ADC to save power.

Conversions can be started in six ways: a software command, an overflow of Timer 0, 1, 2, or 3, or an external convert start signal. This flexibility allows the start of conversion to be triggered by software events, a periodic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 10-bit data word is latched into the ADC data SFRs upon completion of a conversion.

Window compare registers for the ADC data can be configured to interrupt the controller when ADC data is either within or outside of a specified range. The ADC can monitor a key voltage continuously in back-ground mode, but not interrupt the controller unless the converted data is within/outside the specified range.







#### 1.8. Comparators

C8051T61x devices include two on-chip voltage comparators that are enabled/disabled and configured via user software. Port I/O pins may be configured as comparator inputs via a selection mux. Two comparator outputs may be routed to a Port pin if desired: a latched output and/or an unlatched (asynchronous) output. Comparator response time is programmable, allowing the user to select between high-speed and low-power modes. Positive and negative hysteresis are also configurable.

Comparator interrupts may be generated on rising, falling, or both edges. When in IDLE mode, these interrupts may be used as a "wake-up" source. Comparator0 may also be configured as a reset source. Figure 1.9 shows the Comparator0 block diagram.




Figure 1.9. Comparator0 Block Diagram



## 2. Absolute Maximum Ratings

### Table 2.1. Absolute Maximum Ratings\*

Parameter	Conditions	Min	Тур	Max	Units
Ambient temperature under bias		-55	_	125	°C
Storage Temperature		-65	_	150	°C
Voltage on RST or any Port I/O Pin (except V <sub>PP</sub> during programming) with respect to GND	V <sub>DD</sub> ≥ 2.2 V V <sub>DD</sub> < 2.2 V	-0.3 -0.3	_	5.8 V <sub>DD</sub> + 3.6	V V
Voltage on V <sub>PP</sub> with respect to GND during a programming operation	$V_{DD} \ge 2.4 V$	-0.3	—	7.0	V
Duration of High-voltage on V <sub>PP</sub> pin (cumulative)	V <sub>PP</sub> > (V <sub>DD</sub> + 3.6 V)			10	S
Voltage on $V_{DD}$ with respect to GND	Regulator in Normal Mode Regulator in Bypass Mode	-0.3 -0.3	_	4.2 1.98	V V
Maximum Total current through V <sub>DD</sub> and GND		_	_	500	mA
Maximum output current sunk by $\overline{RST}$ or any Port pin		_		100	mA
*Note: Stresses above those listed under " device. This is a stress rating only a above those indicated in the operation conditions for extended periods may	nd functional operation of the de on listings of this specification is	vices at the	ose or ar	ny other cond	itions



## 3. Global DC Electrical Characteristics

### **Table 3.1. Global DC Electrical Characteristics**

-40 to +85 °C, 25 MHz System Clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units
Supply Voltage <sup>1</sup>	Regulator in Normal Mode Regulator in Bypass Mode	1.8 1.7	3.0 1.8	3.6 1.9	V V
Digital Supply Current with CPU Active	$V_{DD}$ = 1.8 V, Clock = 25 MHz $V_{DD}$ = 1.8 V, Clock = 1 MHz <sup>2</sup> $V_{DD}$ = 3.0 V, Clock = 25 MHz $V_{DD}$ = 3.0 V, Clock = 1 MHz <sup>2</sup>		6.2 2.7 7.0 2.9		mA mA mA mA
Digital Supply Current with CPU Inac- tive (not accessing EPROM)	$V_{DD} = 1.8 \text{ V}, \text{ Clock} = 25 \text{ MHz}^2$ $V_{DD} = 1.8 \text{ V}, \text{ Clock} = 1 \text{ MHz}^2$ $V_{DD} = 3.0 \text{ V}, \text{ Clock} = 25 \text{ MHz}^2$ $V_{DD} = 3.0 \text{ V}, \text{ Clock} = 1 \text{ MHz}^2$		2.2 0.37 2.3 0.37	 	mA mA mA mA
Digital Supply Current (shutdown)	Oscillator not running, Internal Regulator Off	_	4	_	μA
Digital Supply RAM Data Retention Voltage			1.5		V
Specified Operating Temperature Range		-40	—	+85	°C
SYSCLK (system clock frequency) <sup>3</sup>		0	—	25	MHz
SYSCLK Duty Cycle		40	_	60	%

Notes:

- 1. Analog performance is degraded when  $V_{DD}$  is below 1.8 V.
- 2. Specifications below 2 MHz or with CPU Inactive assume memory power controller is enabled.
- 3. SYSCLK must be at least 32 kHz to enable debugging.



Other electrical characteristics tables are found in the data sheet section corresponding to the associated peripherals. For more information on electrical characteristics for a specific peripheral, refer to the page indicated in Table 3.2.

Peripheral Electrical Characteristics	Page No.
ADC0 Electrical Characteristics	58
External Voltage Reference Circuit Electrical Characteristics	61
Comparator Electrical Characteristics	71
Internal Voltage Regulator Electrical Characteristics	73
Reset Electrical Characteristics	105
Internal Oscillator Electrical Characteristics	112
Port I/O DC Electrical Characteristics	130

### Table 3.2. Electrical Characteristics Quick Reference

## 4. Pinout and Package Definitions

Pin Numbers			s	-	
Name	'T610/2/4	'T611/3/5	'T616/7	Туре	Description
V <sub>DD</sub>	4	4	4		Power Supply Voltage.
GND	3	3	3		Ground.
RST/	5	5	5	D I/O	Device Reset. Open-drain output of internal POR. An external source can initiate a system reset by driving this pin low for at least 10 µs.
C2CK				D I/O	Clock signal for the C2 Debug Interface.
P3.0/				D I/O	Port 3.0. See Section 14 for a complete description.
C2D	6	6	6	D I/O	Bi-directional data signal for the C2 Debug Interface.
P0.0/				D I/O	Port 0.0. See Section 14 for a complete description.
VREF	2	2	2	A In	External VREF input. ('T610/1/2/3 only)
P0.1	1	1	1	D I/O	Port 0.1. See Section 14 for a complete description.
P0.2/				D I/O	Port 0.2. See Section 14 for a complete description.
1/22	32	28	24		
VPP				A In	VPP Programming Voltage Input.
P0.3/ EXTCLK	31	27	23	D I/O or A in	Port 0.3. See Section 14 for a complete description. This pin is the external clock input for CMOS, capaci- tor, or RC oscillator configurations.
P0.4	30	26	22	D I/O	Port 0.4. See Section 14 for a complete description.
P0.5	29	25	21	D I/O	Port 0.5. See Section 14 for a complete description.
P0.6/ CNVSTR	28	24	20		Port 0.6. See Section 14 for a complete description. ADC0 External Convert Start Input. ('T610/1/2/3 only)
P0.7	27	23	19	D I/O	Port 0.7. See Section 14 for a complete description.
P1.0	26	22	18	D I/O or A In	Port 1.0. See Section 14 for a complete description.
P1.1	25	21	17	D I/O or A In	Port 1.1. See Section 14 for a complete description.
P1.2	24	20	16	D I/O or A In	Port 1.2. See Section 14 for a complete description.
P1.3	23	19	15	D I/O or A In	Port 1.3. See Section 14 for a complete description.
P1.4	22	18	14	D I/O or A In	Port 1.4. See Section 14 for a complete description.
P1.5	21	17	13	D I/O or A In	Port 1.5. See Section 14 for a complete description.

### Table 4.1. Pin Definitions for the C8051T61x



Pin Numbers				Туре	Description					
Name	'T610/2/4	'T611/3/5	'T616/7	Type						
P1.6	20	16		D I/O or A In	Port 1.6. See Section 14 for a complete description.					
P1.7	19	15		D I/O or A In	Port 1.7. See Section 14 for a complete description.					
P2.0	18	14	12	D I/O or A In	Port 2.0. See Section 14 for a complete description.					
P2.1	17	13	11	D I/O or A In	Port 2.1. See Section 14 for a complete description.					
P2.2	16	12	10	D I/O or A In	Port 2.2. See Section 14 for a complete description.					
P2.3	15	11	9	D I/O or A In	Port 2.3. See Section 14 for a complete description.					
P2.4	14	10	8	D I/O or A In	Port 2.4. See Section 14 for a complete description.					
P2.5	13	9	7	D I/O or A In	Port 2.5. See Section 14 for a complete description.					
P2.6	12	8		D I/O or A In	Port 2.6. See Section 14 for a complete description.					
P2.7	11	7		D I/O or A In	Port 2.7. See Section 14 for a complete description.					
P3.1	7			D I/O or A In	Port 3.1. See Section 14 for a complete description.					
P3.2	8			D I/O or A In	Port 3.2. See Section 14 for a complete description.					
P3.3	9			D I/O or A In	Port 3.3. See Section 14 for a complete description.					
P3.4	10			D I/O or A In	Port 3.4. See Section 14 for a complete description.					

Table 4.1. Pin Definitions for the C8051T61x (Continued)






Figure 4.1. LQFP-32 Pinout Diagram (Top View)






Figure 4.2. LQFP-32 Package Diagram

Dimension	Min	Nom	Max		Dimension	Min	Nom	Max	
A	_	_	1.60		E	9.00 BSC.			
A1	0.05		0.15		E1	7.00 BSC.			
A2	1.35	1.40	1.45		L	0.45	0.60	0.75	
b	0.30	0.37	0.45		aaa	0.20			
С	0.09	_	0.20		bbb	0.20			
D		9.00 BSC.			CCC	0.10			
D1	7.00 BSC.				ddd	0.20			
е		0.80 BSC.			θ	0°	3.5°	7°	

#### Table 4.2. LQFP-32 Package Dimensions

#### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MS-026, variation BBA.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.






Figure 4.3. QFN-28 Pinout Diagram (Top View)






Figure 4.4. QFN-28 Package Drawing

Dimension	Min	Nom	Max	Dimension	Min	Nom	Мах	
А	0.80	0.90	1.00	E2	2.90	3.15	3.35	
A1	0.03	0.07	0.11	L	0.45	0.55	0.65	
A3		0.25 REF		aaa	0.15			
b	0.18	0.25	0.30	bbb	0.10			
D		5.00 BSC.		ddd	0.05			
D2	2.90	3.15	3.35	eee		0.08		
е		0.50 BSC.		Z				
E		5.00 BSC.		Y		0.18		

### Table 4.3. QFN-28 Package Dimensions

#### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to JEDEC outline MO-243, variation VHHD except for custom features D2, E2, L, Z, and Y which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.






Figure 4.5. Typical QFN-28 Landing Diagram






Figure 4.6. QFN-28 Solder Paste Recommendation







Figure 4.7. QFN-24 Pinout Diagram (Top View)





<u>Detail 1</u>

Figure 4.8. QFN-24 Package Drawing

Dimension	Min	Тур	Max	Dimension	Min	Тур	Ma
A	0.70	0.75	0.80	E2	2.60	2.70	2.8
A1	0.00	0.02	0.05	L	0.35	0.40	0.4
b	0.18	0.25	0.30	L1	0.00	—	0.1
D		4.00 BSC.		aaa	_	_	0.1
D2	2.60	2.70	2.80	bbb	_	—	0.10
е	0.50 BSC.			CCC			0.0
E		4.00 BSC.		ddd	_	—	0.08

### Table 4.4. QFN-24 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

- **3.** This drawing conforms to JEDEC Solid State Outline MO-220, variation WGGD except for custom features D2, E2, and L which are toleranced per supplier designation.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.






Figure 4.9. Typical QFN-24 Landing Diagram






Figure 4.10. QFN-24 Solder Paste Recommendation



### 5. ADC0 - 10-Bit SAR ADC (C8051T610/1/2/3/6 Only)

The ADC0 subsystem for the C8051T610/1/2/3/6 devices consists an analog multiplexer (referred to as AMUX0) capable of selecting any Port I/O pin, the Temperature Sensor, or  $V_{DD}$ ; a gain stage programmable to 1x or 0.5x; and a 500 ksps, 10-bit successive-approximation-register (SAR) ADC with integrated track-and-hold and programmable window detector (see block diagram in Figure 5.1). The multiplexer, data conversion modes and window detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. ADC0 may be configured to measure any Port pin, the Temperature Sensor output, or  $V_{DD}$  with respect to GND. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem remains in a low power shutdown state when this bit is logic 0. A special 8-bit mode is also provided to allow faster conversions.




Figure 5.1. ADC0 Functional Block Diagram



### 5.1. Analog Multiplexer

The analog multiplexer (AMUX0) selects the positive input to the ADC, allowing any Port pin to be measured relative to GND. Additionally, the on-chip temperature sensor or the positive power supply ( $V_{DD}$ ) may be selected as the positive ADC input. The ADC0 input channel is selected in the AMX0P register as described in SFR Definition 5.3. When an external Voltage Reference is supplied to P0.0, the  $V_{DD}$  Voltage supply can be determined by taking a measurement of  $V_{DD}$  with the gain setting at 0.5x.

**Important Note About ADC0 Input Configuration:** Port pins selected as ADC0 inputs should be configured as analog inputs and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, clear the corresponding bit in register PnMDIN to '0'. To force the Crossbar to skip a Port pin, set the corresponding bit in register PnSKIP to '1'. See Section "14. Port Input/Output" on page 116 for more Port I/O configuration details.

### 5.2. Gain Setting

The ADC has gain settings of 1x and 0.5x. In 1x mode, the full scale reading of the ADC is determined directly by  $V_{REF}$ . In 0.5x mode, the full-scale reading of the ADC occurs when the input voltage is  $V_{REF}$  x 2. The 0.5x gain setting can be useful to obtain a higher input Voltage range when using a small  $V_{REF}$  voltage, or to measure input voltages that are between  $V_{REF}$  and  $V_{DD}$ . Gain settings for the ADC are controlled by the AMP0GN1–0 bits in register ADC0CF.

### 5.3. Output Coding

The conversion code format for the ADC is shown below. Conversion codes are represented as 10-bit unsigned integers. Inputs are measured from '0' to  $V_{REF} \times 1023/1024$ . Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit (ADC0CN.0). Conversion codes are represented as 10-bit unsigned integers.

Inputs are measured from '0' to VREF x 1023/1024. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADC0H and ADC0L registers are set to '0'.

Input Voltage (AIN – GND), Gain = 1	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
V <sub>REF</sub> x 1023/1024	0x03FF	0xFF: 0xFFC0
V <sub>REF</sub> /2	0x0200	0x80: 0x8000
V <sub>REF</sub> /4	0x0100	0x40: 0x4000
0	0x0000	0x00: 0x0000

#### 5.4. 8-Bit Mode

Setting the ADC08BE bit in register ADC0CF to '1' will put the ADC in 8-bit mode. In 8-bit mode, only the 8 MSBs of data are converted. The two LSBs of a conversion are always '00' in this mode. 8-bit conversions take two fewer SAR clock cycles than 10-bit conversions, so the conversion is completed faster, and a 500 ksps sampling rate can be achieved with a slower SAR clock.



#### 5.5. Temperature Sensor

The temperature sensor transfer function is shown in Figure 5.2. The output voltage ( $V_{TEMP}$ ) is the ADC input when the temperature sensor is selected by bits AMX0P4–0 in register AMX0P. Values for the Offset and Slope parameters can be found in Table 5.1.




Figure 5.2. Temperature Sensor Transfer Function

#### 5.5.1. Calibration

The uncalibrated temperature sensor output is extremely linear and suitable for relative temperature measurements (see Table 5.1 for linearity specifications). For absolute temperature measurements, offset and/ or gain calibration is recommended. Typically a 1-point (offset) calibration includes the following steps:

- Step 1. Control/measure the ambient temperature (this temperature must be known).
- Step 2. Power the device, and delay for a few seconds to allow for self-heating.
- Step 3. Perform an ADC conversion with the temperature sensor selected as the positive input and GND selected as the negative input.
- Step 4. Calculate the offset characteristics, and store this value in non-volatile memory for use with subsequent temperature sensor measurements.

Figure 5.3 shows the typical temperature sensor error assuming a 1-point calibration at 25 °C. **Parameters that affect ADC measurement, in particular the voltage reference value, will also affect temperature measurement.** 

A single-point offset measurement of the temperature sensor is performed on each device during production test. The registers TOFFH and TOFFL shown in SFR Definition 5.1 and SFR Definition 5.2 represent the output of the ADC when reading the temperature sensor at 0 degrees Celsius, and using the internal regulator as a voltage reference.






Figure 5.3. Temperature Sensor Error with 1-Point Calibration (V<sub>REF</sub> = 2.4 V)

### SFR Definition 5.1. TOFFH: Temperature Offset Measurement High Byte

R/W TOFF9	R/W TOFF8	R/W TOFF7	R/W TOFF6	R/W TOFF5	R/W TOFF4	R/W TOFF3	R/W TOFF2	Reset Value Varies		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x86		
0x86 Bits7–0: Bits 9–2 of temperature sensor measurement. The temperature sensor offset measurement is taken during production test of the device. The measurement is intended to be used as an offset correction for the temperature sensor. It is taken under the conditions V <sub>REF</sub> = VREG; T <sub>AMB</sub> = 0 °C ± TBD °C. One LSB of the temperature sensor offset measurement is equivalent to one LSB of the ADC output under the measurement conditions.										



### SFR Definition 5.2. TOFFL: Temperature Offset Measurement Low Byte

R/W TOFF1	R/W TOFF0	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value Varies			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x85			
Bits7–6: Bits 1-0 of temperature sensor offset measurement. Bits5–0: Read: 000000b, Write = Don't Care											
	The temperature sensor offset measurement is taken during production test of the device. The measurement is intended to be used as an offset correction for the temperature sensor. It is taken under the conditions $V_{REF}$ = VREG; $T_{AMB}$ = 0 °C ± TBD °C. One LSB of the temperature sensor offset measurement is equivalent to one LSB of the ADC output under the measurement conditions.										



#### 5.6. Modes of Operation

ADC0 has a maximum sampling rate of 500 ksps. The ADC0 SAR clock is a divided version of the system clock, determined by the AD0SC bits in the ADC0CF register (system clock divided by (AD0SC + 1) for  $0 \le AD0SC \le 31$ ).

#### 5.6.1. Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM2–0) in register ADC0CN. Conversions may be initiated by one of the following:

- 1. Writing a '1' to the AD0BUSY bit of register ADC0CN
- 2. A Timer 0 overflow (i.e., timed continuous conversions)
- 3. A Timer 2 overflow
- 4. A Timer 1 overflow
- 5. A rising edge on the CNVSTR input signal (pin P0.6)
- 6. A Timer 3 overflow

Writing a '1' to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand". During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT).


**Note:** When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data register, ADC0, when bit AD0INT is logic 1. Note that when Timer 2 or Timer 3 overflows are used as the conversion source, Low Byte over-flows are used if Timer 2/3 is in 8-bit mode; High byte overflows are used if Timer 2/3 is in 16-bit mode. See Section "18. Timers" on page 170 for timer configuration.

**Important Note About Using CNVSTR:** The CNVSTR input pin also functions as Port pin P0.6. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.6 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.6, set to '1' Bit6 in register P0SKIP. See Section "14. Port Input/Output" on page 116 for details on Port I/O configuration.



#### 5.6.2. Tracking Modes

The AD0TM bit in register ADC0CN enables "delayed conversions", and will delay the actual conversion start by three SAR clock cycles, during which time the ADC will continue to track the input. If AD0TM is left at logic 0, a conversion will begin immediately, without the extra tracking time. For internal start-of-conversion sources, the ADC will track anytime it is not performing a conversion. When the CNVSTR signal is used to initiate conversions, ADC0 will track either when AD0TM is logic 1, or when AD0TM is logic 0 and CNVSTR is held low. See Figure 5.4 for track and convert timing details. Delayed conversion mode is useful when AMUX settings are frequently changed, due to the settling time requirements described in Section "5.6.3. Settling Time Requirements" on page 50.



A. ADC Timing for External Trigger Source

Figure 5.4. ADC Tracking and Conversion Timing



#### 5.6.3. Settling Time Requirements

A minimum amount of tracking time is required before each conversion can be performed, to allow the sampling capacitor voltage to settle. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For many applications, these three SAR clocks will meet the minimum tracking time requirements, and higher values for the external source impedance will increase the required tracking time.

Figure 5.5 shows the equivalent ADC0 input circuit. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 5.1. See Table 5.1 for ADC0 minimum settling time (track/hold time) requirements.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$


### **Equation 5.1. ADC0 Settling Time Requirements**


Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 $R_{TOTAL}$  is the sum of the AMUX0 resistance and any external source resistance.

*n* is the ADC resolution in bits (10).





### Figure 5.5. ADC0 Equivalent Input Circuits



### SFR Definition 5.3. AMX0P: AMUX0 Positive Channel Select


R -	R -	R -	R/W AMX0P4	R/W AMX0P3	R/W AMX0P2	R/W AMX0P1	R/W AMX0P0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xBB
Bits7–5:	UNUSED. R	ead = 000	b; Write = do	on't care.				
Bits4–0:	AMX0P4-0:	AMUX0 P	ositive Input	Selection				
	AMX0P	4–0	ADC	0 Positive	Input			
	0000	C		P1.0	•			
	0000	1		P1.1				
	0001			P1.2				
	0001			P1.3				
	0010			P1.4				
	0010			P1.5				
	0011			P1.6 <sup>(1)</sup>				
	0011 <sup>-</sup>	1		P1.7 <sup>(1)</sup>				
	0100			P2.0				
	0100			P2.1				
	0101			P2.2				
	0101			P2.3				
	0110			P2.4				
	0110			P2.5				
	01110			P2.6 <sup>(1)</sup>				
	0111	1		P2.7 <sup>(1)</sup>				
	1000	C		P3.0				
	10001	(2)		P3.1 <sup>(2)</sup>				
	10010	(2)		P3.2 <sup>(2)</sup>				
	10011			P3.3 <sup>(2)</sup>				
	10100			P3.4 <sup>(2)</sup>				
	10101–1	1101		RESERVED	)			
	11110	)	-	Temp Senso	or			
	1111			V <sub>DD</sub>				
	RESE 2. Only a	RVED on C	8051T610/1/2 8051T616/7 ( 8051T610/2; s	2/3/4/5; selec devices.				



### SFR Definition 5.4. ADC0CF: ADC0 Configuration


	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	AD0SC4	AD0SC3	AD0SC2	AD0SC1	AD0SC0	AD0LJST	AD08BE	AMP0GN0	11111001		
'	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
									0xBC		
	Bits7–3: Note:	AD0SC4–0: SAR Conver equation, wh clock require If the Memory proper ADC o	rsion clock ( nere <i>AD0SC</i> ements are Power Cont	CLK <sub>SAR</sub> ) is c refers to the given in Tab	derived fro he 5-bit valu ble 5.1.	m system c le held in bi	ts AD0SC4	1–0. SAR co	nversion		
	Bit2:	proper ADC operation. $AD0SC = \frac{SYSCLK}{CLK_{SAR}} - 1$ : AD0LJST: ADC0 Left Justify Select. 0: Data in ADC0H:ADC0L registers are right-justified. 1: Data in ADC0H:ADC0L registers are left-justified.									
	Bit1:	AD08BE: 8-I 0: ADC oper 1: ADC oper	ates in 10-b	oit mode (no	ormal).						
	Bit0:	AMP0GN0: 7 0: Gain = 0.5 1: Gain = 1	ADC Gain (								

### SFR Definition 5.5. ADC0H: ADC0 Data Word High Byte





### SFR Definition 5.6. ADC0L: ADC0 Data Word Low Byte





### SFR Definition 5.7. ADC0CN: ADC0 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0WINT	AD0CM2	AD0CM1	AD0CM0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						В	it Addressable	0xE8
Bit7:	AD0EN: AD							
	0: ADC0 Dis							
D'10	1: ADC0 Ena			and ready fo	r data conv	ersions.		
Bit6:	ADOTM: AD			0 ia anablas	l a atart of	aanvaraian	aignal hagi	na tha aan
	0: Normal Tr version. For							
	is not in proc							
	is held low.			vo n coigna	, adolang o	i illo illput e		
	1: Delayed T	rack Mode	e: When AD	C0 is enable	d, input is t	racked whe	en a convers	sion is not
	in progress.							
	and then beg							
Bit5:	AD0INT: AD							
	0: ADC0 has				since the la	ast time AD	DINT was cl	leared.
	1: ADC0 has	•		iversion.				
Bit4:	AD0BUSY: A Read: Unuse		y Bit.					
	Write:	<del>.</del>						
	0: No Effect.							
	1: Initiates A		ersion if AD	0CM2–0 = 0	00b			
Bit3:	ADOWINT: A							
	0: ADC0 Wir	ndow Com	parison Data	a match has	not occurre	ed since this	s flag was la	ast cleared.
	1: ADC0 Wir							
Bits2–0:	AD0CM2-0:							
	000: ADC0 c					OBUSY.		
	001: ADC0 c							
	010: ADC0 c				-			
	100: ADC0 0					CNVSTR		
	101: ADC0 0					ONVOIN.		
	110-111: RE							
	Note: Start of	of conversi	on is delaye	d by three S	AR clock c	ycles when	AD0TM = 1	۱.



### 5.7. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. Example comparisons are shown in Figure 5.6. Notice that the window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits depending on the contents of the ADC0LTH:L and ADC0GTH:L registers.

#### 5.7.1. Window Detector Example

Figure 5.6 shows two example window comparisons, using the ADC in 10-bit 1x gain mode, with left-justified data format. The ADC output codes represent input voltages (AIN – GND) from 0 V to  $V_{REF}$  x (1023/ 1024) and are represented as 10-bit unsigned integers. Note that the hexadecimal numbers shown are left-justified, 10-bit values. In the example on the left-hand side, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:L) is within the range defined by ADC0GTH:L and ADC0LTH:L (if 0x1000 < ADC0H:L < 0x2000). In the example on the right-hand side, an AD0WINT interrupt will be generated if ADC0 is outside of the range defined by ADC0GTH:L and ADC0LTH:L (if ADC0H:L < 0x1000 or ADC0H:L > 0x2000).






Figure 5.6. ADC Window Compare Example (Left-Justified Data)




### SFR Definition 5.8. ADC0GTH: ADC0 Greater-Than High Byte



### SFR Definition 5.9. ADC0GTL: ADC0 Greater-Than Low Byte




### SFR Definition 5.10. ADC0LTH: ADC0 Less-Than High Byte





### SFR Definition 5.11. ADC0LTL: ADC0 Less-Than Low Byte





#### Table 5.1. ADC0 Electrical Characteristics

 $V_{DD}$  = 3.0 V,  $V_{REF}$  = 2.40 V (REFSL = 0), PGA Gain = 1, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy				1	1
Resolution			10		bits
Integral Nonlinearity		_	±0.5	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic	_	±0.5	±1	LSB
Offset Error <sup>1</sup>		-2	0	2	LSB
Full Scale Error <sup>1</sup>	Differential mode	-2	0	2	LSB
Dynamic Performance (10 kHz	sine-wave input, 1 dB below	/ Full Scale,	500 ksp	s)	1
Signal-to-Noise Plus Distortion		TBD	60	_	dB
Total Harmonic Distortion	Up to the 5 <sup>th</sup> harmonic	—	72	—	dB
Spurious-Free Dynamic Range		—	-75	—	dB
Conversion Rate					
SAR Conversion Clock <sup>2</sup>		—		8.33	MHz
Conversion Time in SAR Clocks	10-bit Mode 8-bit Mode	13 11		_	clocks clocks
	V <sub>DD</sub> ≥ 2.0 V	300		—	ns
Track/Hold Acquisition Time	V <sub>DD</sub> < 2.0 V	2.0		—	μs
Throughput Rate		—		500	ksps
Analog Inputs					
Absolute Voltage on External ADC Input		GND – 0.3	_	V <sub>DD</sub> + 0.3	V
Input Voltage Range (Gain = 1x)	AIN – GND	0	—	V <sub>REF</sub>	V
Sampling Capacitance	1x Gain 0.5x Gain	_	5 3	_	pF pF
Temperature Sensor					
Linearity <sup>1,3</sup>		_	TBD		°C
Slope <sup>1,3</sup>			TBD		μV / °C
Slope Error <sup>1,3</sup>			TBD		μV / °C
Offset <sup>1,3</sup>	(Temp = 0 °C)	_	TBD		mV
Offset Error <sup>1,3</sup>	(Temp = 0 °C)		TBD	—	mV
Power Specifications				I	1
Power Supply Current (V <sub>DD</sub> supplied to ADC0)	Operating Mode, 500 ksps	_	400	900	μA



Table 5.1. ADC0 Electrical Characteristics (Continued)VDD = 3.0 V, VREF = 2.40 V (REFSL = 0), PGA Gain = 1, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units
Power Supply Rejection		—	-70	-	dB
<ol> <li>Notes:         <ol> <li>Represents mean ± one stance</li> <li>When using the C8051F310 fermions</li> <li>Includes ADC offset, gain, and</li> </ol> </li> </ol>	or code development, SAR clock	should be lim	ited to 3 M	IHz.	



### 6. Voltage Reference Options

The voltage reference MUX is configurable to use an externally connected voltage reference, the unregulated power supply voltage ( $V_{DD}$ ), or the regulated 1.8 V internal supply (see Figure 6.1). The REFSL bit in the Reference Control register (REF0CN) selects the reference source. For an external source, REFSL should be set to '0'; For  $V_{DD}$  as the reference source, REFSL should be set to '1'. To override this selection, and use the internal regulator as the reference source, the REGOVR bit can be set to '1'. See Figure 6.1 for REF0CN register details. The electrical specifications for the voltage reference circuit are given in Table 6.1.

**Important Note About the V<sub>REF</sub> Input:** Port pin P0.0 is used as the external V<sub>REF</sub> input. When using an external voltage reference, P0.0 should be configured as analog input and skipped by the Digital Crossbar. To configure P0.0 as analog input, set to '1' Bit0 in register P0SKIP. To configure the Crossbar to skip P0.0, set to '1' Bit0 in register P0SKIP. Refer to Section "14. Port Input/Output" on page 116 for complete Port I/ O configuration details. The external reference voltage must be within the range  $0 \le V_{REF} \le V_{DD}$ .

On C8051T610/1/2/3/6 devices, the temperature sensor connects to the highest order input of the ADC0 positive input multiplexer (see Section "5.1. Analog Multiplexer" on page 44 for details). The TEMPE bit in register REF0CN enables/disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any ADC0 measurements performed on the sensor result in meaningless data.




Figure 6.1. Voltage Reference Functional Block Diagram



### SFR Definition 6.1. REF0CN: Reference Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	—	_	REGOVR	REFSL	TEMPE	_	_	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
								0xD1			
Bits7–5: Bit4:	<ul> <li>4: REGOVR: Regulator Reference Override.</li> <li>This bit "overrides" the REFSL bit, and allows the internal regulator to be used as a reference source.</li> <li>0: The voltage reference source is selected by the REFSL bit.</li> <li>1: The internal regulator is used as the voltage reference, regardless of the REFSL setting.</li> </ul>										
Bit3:	1: The internal regulator is used as the voltage reference, regardless of the REFSL setting.										
Bit2:	TEMPE: Temperature Sensor Enable Bit. 0: Internal Temperature Sensor off. 1: Internal Temperature Sensor on.										
Bits1-0:	UNUSED. R	ead = 00b.	Write = don	't care.							

# Table 6.1. External Voltage Reference Circuit Electrical Characteristics $V_{DD}$ = 3.0 V; -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Input Voltage Range		0	_	$V_{DD}$	V
Input Current	Sample Rate = 500 ksps; V <sub>REF</sub> = 3.0 V	_	12	_	μA




### 7. Comparators

C8051T61x devices include two on-chip programmable voltage comparators: Comparator0 is shown in Figure 7.1; Comparator1 is shown in Figure 7.2. The two comparators operate identically with the following exceptions: (1) Their input selections differ as shown in Figure 7.1 and Figure 7.2; (2) Comparator0 can be used as a reset source.

The Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0, CP1), or an asynchronous "raw" output (CP0A, CP1A). The asynchronous CP0A signal is available even when the system clock is not active. This allows the Comparator to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator output may be configured as open drain or push-pull (see Section "14.2. Port I/O Initialization" on page 120). Comparator0 may also be used as a reset source (see Section "10.5. Comparator0 Reset" on page 102).

The Comparator0 inputs are selected in the CPT0MX register (SFR Definition 7.2). The CMX0P1-CMX0P0 bits select the Comparator0 positive input; the CMX0N1-CMX0N0 bits select the Comparator0 negative input. The Comparator1 inputs are selected in the CPT1MX register (SFR Definition 7.5). The CMX1P1-CMX1P0 bits select the Comparator1 positive input; the CMX1N1-CMX1N0 bits select the Comparator1 negative input.

**Important Note About Comparator Inputs:** The Port pins selected as comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see Section "14.3. General Purpose Port I/O" on page 122).







The Comparator output can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, the Comparator output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 100 nA. See Section "14.1. Priority Crossbar Decoder" on page 118 for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be externally driven from -0.25 V to (V<sub>DD</sub>) + 0.25 V without damage or upset. The complete Comparator electrical specifications are given in Table 7.1.

The Comparator response time may be configured in software via the CPTnMD registers (see SFR Definition 7.3 and SFR Definition 7.6). Selecting a longer response time reduces the Comparator supply current. See Table 7.1 for complete timing and current consumption specifications.




Figure 7.2. Comparator1 Functional Block Diagram






Figure 7.3. Comparator Hysteresis Plot

The Comparator hysteresis is software-programmable via its Comparator Control register CPTnCN (for n = 0 or 1). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPTnCN (shown in SFR Definition 7.1 and SFR Definition 7.4). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Table 7.1, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPnHYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section "9.3. Interrupt Handler" on page 89). The CPnFIF flag is set to logic 1 upon a Comparator falling-edge interrupt, and the CPnRIF flag is set to logic 1 upon the Comparator rising-edge interrupt. Once set, these bits remain set until cleared by software. The output state of the Comparator can be obtained at any time by reading the CPnOUT bit. The Comparator is enabled by setting the CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0.

The output state of the Comparator can be obtained at any time by reading the CPnOUT bit. The Comparator is enabled by setting the CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0.

Note that false rising edges and falling edges can be detected when the comparator is first powered-on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a short time after the comparator is enabled or its mode bits have been changed. This Power Up Time is specified in Table 7.1 on page 71.



### SFR Definition 7.1. CPT0CN: Comparator0 Control

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0x9B		
Bit7:	CP0EN: Cor	•								
	0: Comparat									
Dite	1: Comparat			to Flog						
Bit6:	CP0OUT: Co 0: Voltage or	•	•	ile Flag.						
	1: Voltage or									
Bit5:				o Interrunt F						
Dito.	CP0RIF: Comparator0 Rising-Edge Interrupt Flag. 0: No Comparator0 Rising Edge Interrupt has occurred since this flag was last cleared.									
	1: Comparat					loc this hug	was last of	curcu.		
Bit4:	CP0FIF: Cor									
	0: No Compa					nce this flag	was last c	leared.		
	1: Comparat									
Bits3–2:	CP0HYP1-0	-	-	•		S.				
	00: Positive			5						
	01: Positive	Hysteresis	= 5 mV.							
	10: Positive	Hysteresis	= 10 mV.							
	11: Positive	Hysteresis :	= 20 mV.							
Bits1–0:	CP0HYN1-0	: Comparat	or0 Negati <sup>,</sup>	ve Hysteres	is Control B	its.				
	00: Negative									
	01: Negative									
	10: Negative									
	11: Negative	Hysteresis	= 20 mV.							



### SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	CMX0N <sup>2</sup>	1 CMX0N0	-	-	CMX0P1	CMX0P0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0x9F
Bits7–6:	UNUSED.	Read = 00b	o, Write = dor	i't care.				
			omparator0 l		put MUX Se	elect.		
	These bits	select whic	h Port pin is	used as the	Comparato	or0 negative	e input.	
	CMX0N1	CMX0N0	Negative In	put				
	0	0	P1.1					
	0	1	P1.5					
	0	1	1 1.5					
	1	0	P2.1					
	•	·						
Bite3_2	1 1	0	P2.1 P2.5	)'t care				
	1 1 UNUSED.	0 1 Read = 00t	P2.1 P2.5 o, Write = dor		ut MUX Sel	ect		
Bits3–2: Bits1–0:	1 1 UNUSED. CMX0P1-0	0 1 Read = 00t CMX0P0: C	P2.1 P2.5 o, Write = dor comparator0 F	Positive Inp			input.	
	1 1 UNUSED. CMX0P1-0	0 1 Read = 00t CMX0P0: C	P2.1 P2.5 o, Write = dor	Positive Inp			input.	
	1 1 UNUSED. CMX0P1-0	0 1 Read = 00t CMX0P0: C	P2.1 P2.5 o, Write = dor comparator0 F	Positive Inpused as the			input.	
	1 1 UNUSED. CMX0P1–0 These bits	0 1 Read = 00t CMX0P0: C select whic	P2.1 P2.5 o, Write = dor comparator0 F h Port pin is	Positive Inpused as the			input.	
	1 1 UNUSED. CMX0P1–0 These bits	0 1 Read = 00t CMX0P0: C select whic CMX0P0	P2.1 P2.5 o, Write = dor omparator0 F h Port pin is <b>Positive In</b>	Positive Inpused as the			input.	
	1 1 CMX0P1-( These bits CMX0P1 0	0 1 Read = 00t CMX0P0: C select whic <b>CMX0P0</b> 0	P2.1 P2.5 o, Write = dor comparator0 F h Port pin is Positive In P1.0	Positive Inpused as the			input.	



### SFR Definition 7.3. CPT0MD: Comparator0 Mode Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
-	-	CP0RIE	CP0FIE	-	-	CP0MD1	CP0MD0	00000010		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0x9D		
Bits7–6:	UNUSED. F	Read = 00b.	Write = dor	n't care.						
Bit5:	CP0RIE: Co	mparator R	ising-Edge	Interrupt Er	able.					
	0: Compara	tor rising-ed	lge interrupt	disabled.						
	1: Compara	tor rising-ed	lge interrupt	enabled.						
Bit4:	CP0FIE: Co	mparator Fa	alling-Edge	Interrupt Er	nable.					
	0: Compara	tor falling-eo	dge interrup	t disabled.						
	1: Compara	tor falling-eo	dge interrup	t enabled.						
	UNUSED. F									
Bits1–0:	CP0MD1-C	P0MD0: Co	mparator0	Mode Selec	:t					
	These bits s	elect the re	sponse time	e for Compa	irator0.					
	Mode	CP0MD1	CP0MD0	P0MD0 CP0 Response Time (TYP)						
	0	0	0 Fastest Response Time							
	1	0	1	—						
	2	1	0		_		1			
	3	1	1	Lowest	Power Cons	sumption	1			
	· · · · · ·		1							



### SFR Definition 7.4. CPT1CN: Comparator1 Control

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP1EN		CP1RIF	CP1FIF	CP1HYP1	CP1HYP0		CP1HYN0	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9A
								0,10,1
Bit7:	CP1EN: Cor	nparator1 E	Enable Bit.					
	0: Comparat	or1 Disable	ed.					
	1: Comparat	or1 Enable	d.					
Bit6:	CP1OUT: Co	omparator1	Output Sta	ate Flag.				
	0: Voltage or							
	1: Voltage or	n CP1+ > C	P1–.					
Bit5:	CP1RIF: Co							
	0: No Comp					ice this flag	was last c	leared.
	1: Comparat	•	•	•				
Bit4:	CP1FIF: Co							
	0: No Comp					nce this flag	was last o	cleared.
	1: Comparat	-	-	•				
Bits3–2:	CP1HYP1-0	•		e Hysteres	s Control Bit	S.		
	00: Positive							
	01: Positive							
	10: Positive							
	11: Positive					••		
Bits1–0:	CP1HYN1-(				sis Control B	its.		
	00: Negative							
	01: Negative							
	10: Negative							
	11: Negative	e mysteresis	s = 20 mV.					



### SFR Definition 7.5. CPT1MX: Comparator1 MUX Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
-	-	CMX1N1	CMX1N0	-	-	CMX1P1	CMX1P0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres
								0x9E
		Deed - 00h	Muite – deu	·'t				
			, Write = dor					
BIISD-4			omparator1					
	I nese bits	select whic	h Port pin is	used as the	Comparato	or negative	e input.	
	CMX1N1	CMX1N0	Negative Ir	nput				
	0	0	P1.3					
	0	1	P1.7					
	1	0	P2.3					
	1	1	P2.7					
Bits3–2: Bits1–0:	CMX1P1– These bits	CMX1P0: C select whic	, Write = dor omparator1 l h Port pin is	Positive Inp used as the			input.	
	CMX1P1	CMX1P0	Positive In	put				
	0	0	P1.2					
	0	1	P1.6					
	-	-						



### SFR Definition 7.6. CPT1MD: Comparator1 Mode Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
-	-	CP1RIE	CP1FIE	-	-	CP1MD1	CP1MD0	00000010	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address	
								0x9C	
Bits7–6:	UNUSED. F	Read = 00b.	Write = dor	n't care.					
Bit5:	CP1RIE: Co				able.				
	0: Compara	tor rising-ed	lge interrupt	disabled					
	1: Compara	tor rising-ed	lge interrupt	enabled.					
Bit4:	CP1FIE: Co	mparator Fa	alling-Edge	Interrupt Er	able.				
	0: Compara	tor falling-eo	dge interrup	t disabled.					
	1: Compara	tor falling-eo	dge interrup	t enabled.					
Bits3–2:	UNUSED. F	Read = $00b$ .	Write = dor	n't care.					
Bits1–0:	CP1MD1-C	P1MD0: Co	mparator1 l	Mode Selec	t.				
	These bits s	elect the re	sponse time	e for Compa	rator1.				
	Mode	CP1MD1	CP1MD0	CP1 Re	sponse Tir	ne (TYP)			
	0 0 0 Fastest Response Time								
	1	0	1	—					
	2	1	0		_				
	3	1	1	1		sumption			



### Table 7.1. Comparator Electrical Characteristics

 $V_{DD}$  = 3.0 V, -40 to +85 °C unless otherwise noted.

All specifications apply to both Comparator0 and Comparator1 unless otherwise noted.

Parameter	Conditions	Min	Тур	Мах	Units
Response Time:	CP0+ – CP0– = 100 mV	_	400	—	ns
Mode 0, Vcm <sup>1</sup> = 1.5 V	CP0+ – CP0– = –100 mV	—	400	—	ns
Response Time:	CP0+ – CP0– = 100 mV	—	550	—	ns
Mode 1, Vcm <sup>1</sup> = 1.5 V	CP0+ – CP0– = –100 mV	_	550	—	ns
Response Time:	CP0+ – CP0– = 100 mV	—	750	—	ns
Mode 2, Vcm <sup>1</sup> = 1.5 V	CP0+ – CP0– = –100 mV	—	1200	—	ns
Response Time:	CP0+ – CP0– = 100 mV	—	1800	—	ns
Mode 3, Vcm <sup>1</sup> = 1.5 V	CP0+ – CP0– = –100 mV	_	5000	—	ns
Common-Mode Rejection Ratio		—	1.5	TBD	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00	—	0	TBD	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	TBD	5	TBD	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	TBD	10	TBD	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	TBD	20	TBD	mV
Negative Hysteresis 1	CP0HYN1-0 = 00		0	TBD	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	TBD	5	TBD	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	TBD	10	TBD	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	TBD	20	TBD	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		V <sub>DD</sub> + 0.25	V
Input Capacitance		—	7	—	pF
Input Bias Current		—	1	—	nA
Input Offset Voltage		-5	_	5	mV
Power Supply					
Power Supply Rejection <sup>2</sup>			0.1	TBD	mV/V
Power-up Time			10		μs
	Mode 0	<u> </u>	30	—	μA
Supply Current at DC	Mode 1		10	—	μA
Supply Current at DC	Mode 2	1 —	3	—	μA
	Mode 3	—	0.5	—	μA
Notes: 1. Vcm is the common-mode volta	age on CP0+ and CP0-				

1. Vcm is the common-mode voltage on CP0+ and CP0–.

2. Guaranteed by design and/or characterization.



### 8. Voltage Regulator (REG0)

C8051T610/1/2/3/4/5/6/7 devices include an internal voltage regulator (REG0) to regulate the internal core supply to 1.8 V from a  $V_{DD}$  supply of 1.8 to 3.6 V. Two power-saving modes are built into the regulator to help reduce current consumption in low-power applications. These modes are accessed through the REG0CN register (SFR Definition 8.1). Electrical characteristics for the on-chip regulator are specified in Table 8.1

If an external regulator is used to power the device, the internal regulator may be put into bypass mode using the BYPASS bit. The internal regulator should never be placed in bypass mode unless an external 1.8 V regulator is used to supply  $V_{DD}$ . Doing so could cause permanent damage to the device.

Under default conditions, when the device enters STOP mode the internal regulator will remain on. This allows any enabled reset source to generate a reset for the device and bring the device out of STOP mode. For additional power savings, the STOPCF bit can be used to shut down the regulator and the internal power network of the device when the part enters STOP mode. When STOPCF is set to "1", the RST pin and a full power cycle of the device are the only methods of generating a reset.



## SFR Definition 8.1. REG0CN: Voltage Regulator Control

	DAA	DAA	DAA	D 44/		DAA	DAA	
R/W	R/W F BYPASS	R/W	R/W	R/W	R/W	R/W	R/W MPCE	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
Diti	Dito	Dito	DILT	Dito	DILZ	DICI	Dito	0xC7
								UNC I
Bit 7	STOPCF: Sto	op Mode C	onfiguratior	າ.				
	This bit confi							
	0: Regulator							
	1: Regulator	is shut dov	vn in STOP	mode. Only	the RST p	in or power	cycle can	reset the
	device.							
Bit 6	BYPASS: By This bit place	•	•		urning off th		and allow	ing the core
	to run directly	•			uning on th	le regulator,	, and allow	ing the core
	0: Normal Mo		00	P				
	1: Bypass Me	•		and the mid	rocontrolle	r core opera	ates directl	v from the
	V <sub>DD</sub> supply v	-	, , ,					<b>,</b>
	IMPORTANT	: Bypass i	node is for	r use with a	n external	regulator a	as the sup	ply voltage
	only. Never	place the	regulator in	n bypass m	ode when	the V <sub>DD</sub> su	pply volta	ge is
	greater than	•	-		le 2.1 on p	age 28. Do	ing so ma	y cause
	permanent o	-						
Bits 5–1	RESERVED.							
Bit 0	MPCE: Mem				vor ovotom	olook frogu	onaioa (abr	
	This bit can h or less) by a							
	tion is not be		-			bry bothool		
	0: Normal Mo					ROM memor	ry is alway	s on).
	1: Low Powe	er Mode - N	lemory pow	er controlle	enabled (E	EPROM me	mory turns	on/off as
	needed).							
Note:If an	external clock							
	changes from may be "skipp							
						e.e.roading i		

# Table 8.1. Internal Voltage Regulator Electrical Characteristics-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units
Input Voltage Range		1.8	_	3.6	V
Bias Current	Normal Mode	_	30	_	μA




## 9. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51<sup>™</sup> instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are four 16-bit counter/timers (see description in Section 18), an enhanced full-duplex UART (see description in Section 16), an Enhanced SPI (see description in Section 17), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (Section 9.2.6), and 29 Port I/O (see description in Section 14). The CIP-51 also includes on-chip debug hardware (see description in Section 20), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 9.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM

- 29 Port I/O
- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security







#### Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

#### Programming and Debugging Support

In-system programming of the program memory and communication with on-chip debug support logic is accomplished via the Silicon Labs 2-Wire Development Interface (C2).

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers. This method of on-chip debugging is completely non-intrusive, requiring no RAM, Stack, timers, or other on-chip resources. C2 details can be found in Section "20. C2 Interface" on page 204.

The C8051F31x family can be used as a code development platform. The C8051F31x devices use the same pinout, and can operate with the same firmware, but contain re-programmable Flash memory, allowing for quick development of code.

The CIP-51 is supported by development tools from Silicon Labs and third party vendors. Silicon Labs provides an integrated development environment (IDE) including editor, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via the C2 interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.

#### 9.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51<sup>™</sup> instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51<sup>™</sup> counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

#### 9.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 9.1 is the



CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

#### 9.1.2. MOVX Instruction

The MOVX instruction is typically used to access external data memory (Note: the C8051T61x does not support external data or program memory). In the CIP-51, the MOVX write instruction is used to access the on-chip external RAM.

Mnemonic	Description	Bytes	Clock Cycles					
Arithmetic Operations								
ADD A, Rn	Add register to A	1	1					
ADD A, direct	Add direct byte to A	2	2					
ADD A, @Ri	Add indirect RAM to A	1	2					
ADD A, #data	Add immediate to A	2	2					
ADDC A, Rn	Add register to A with carry	1	1					
ADDC A, direct	Add direct byte to A with carry	2	2					
ADDC A, @Ri	Add indirect RAM to A with carry	1	2					
ADDC A, #data	Add immediate to A with carry	2	2					
SUBB A, Rn	Subtract register from A with borrow	1	1					
SUBB A, direct	Subtract direct byte from A with borrow	2	2					
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2					
SUBB A, #data	Subtract immediate from A with borrow	2	2					
INC A	Increment A	1	1					
INC Rn	Increment register	1	1					
INC direct	Increment direct byte	2	2					
INC @Ri	Increment indirect RAM	1	2					
DEC A	Decrement A	1	1					
DEC Rn	Decrement register	1	1					
DEC direct	Decrement direct byte	2	2					
DEC @Ri	Decrement indirect RAM	1	2					
INC DPTR	Increment Data Pointer	1	1					
MUL AB	Multiply A and B	1	4					
DIV AB	Divide A by B	1	8					
DA A	Decimal adjust A	1	1					
	Logical Operations	1	1					
ANL A, Rn	AND Register to A	1	1					
ANL A, direct	AND direct byte to A	2	2					
ANL A, @Ri	AND indirect RAM to A	1	2					
ANL A, #data	AND immediate to A	2	2					
ANL direct, A	AND A to direct byte	2	2					
ANL direct, #data	AND immediate to direct byte	3	3					
ORL A, Rn	OR Register to A	1	1					
ORL A, direct	OR direct byte to A	2	2					
ORL A, @Ri	OR indirect RAM to A	1	2					
ORL A, #data	OR immediate to A	2	2					

Table 9.1. CIP-51 Instruction Set Summary



MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, #data MOV direct, A	OR A to direct byte OR immediate to direct byte Exclusive-OR Register to A Exclusive-OR direct byte to A Exclusive-OR indirect RAM to A Exclusive-OR immediate to A Exclusive-OR A to direct byte Exclusive-OR immediate to direct byte Clear A Complement A Rotate A left Rotate A left Rotate A right Rotate A right through Carry Swap nibbles of A	2 3 1 2 1 2 2 2 3 1 1 1 1 1	Cycles           2           3           1           2           2           2           2           3           1           1           2           3           1           1           1           1           1           1
XRL A, Rn XRL A, direct XRL A, @Ri XRL A, #data XRL direct, A XRL direct, #data CLR A CPL A RL A RLC A RRC A SWAP A MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, direct MOV Rn, #data MOV Rn, #data MOV Rn, #data MOV Rn, #data MOV Rn, #data MOV Rn, #data	Exclusive-OR Register to A Exclusive-OR direct byte to A Exclusive-OR indirect RAM to A Exclusive-OR immediate to A Exclusive-OR A to direct byte Exclusive-OR immediate to direct byte Clear A Complement A Rotate A left Rotate A left through Carry Rotate A right Rotate A right through Carry	1 2 1 2 2 3 1 1 1 1 1	1 2 2 2 2 3 1 1
XRL A, direct XRL A, @Ri XRL A, #data XRL direct, A XRL direct, A XRL direct, #data CLR A CPL A RL A RLC A RR A RRC A SWAP A MOV A, Rn MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, direct MOV Rn, #data MOV Rn, #data MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, QRi	Exclusive-OR direct byte to A Exclusive-OR indirect RAM to A Exclusive-OR immediate to A Exclusive-OR A to direct byte Exclusive-OR immediate to direct byte Clear A Complement A Rotate A left Rotate A left through Carry Rotate A right Rotate A right through Carry	2 1 2 2 3 1 1 1 1 1	2 2 2 2 3 1 1
XRL A, @Ri XRL A, #data XRL direct, A XRL direct, #data CLR A CPL A RL A RLC A RRC A SWAP A MOV A, Rn MOV A, direct MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, A MOV Rn, direct MOV Rn, #data MOV Rn, #data MOV CRN, #data MOV CRN, #data MOV CRN, #data MOV CRN, #data MOV CRN, #data MOV CRN, #data MOV direct, A MOV direct, Rn MOV direct, QRi	Exclusive-OR indirect RAM to A Exclusive-OR immediate to A Exclusive-OR A to direct byte Exclusive-OR immediate to direct byte Clear A Complement A Rotate A left Rotate A left through Carry Rotate A right Rotate A right through Carry	1 2 2 3 1 1 1 1 1	2 2 2 3 1 1
XRL A, #data XRL direct, A XRL direct, #data CLR A CPL A RL A RLC A RRC A SWAP A MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, direct MOV Rn, direct MOV Rn, #data MOV Rn, #data MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, QRi	Exclusive-OR immediate to A Exclusive-OR A to direct byte Exclusive-OR immediate to direct byte Clear A Complement A Rotate A left Rotate A left through Carry Rotate A right Rotate A right through Carry	2 2 3 1 1 1 1 1	2 2 3 1 1
XRL direct, A XRL direct, #data CLR A CPL A RL A RLC A RRC A SWAP A MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, direct MOV Rn, direct MOV Rn, #data MOV Rn, #data MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, QRi	Exclusive-OR A to direct byte Exclusive-OR immediate to direct byte Clear A Complement A Rotate A left Rotate A left through Carry Rotate A right Rotate A right through Carry	2 3 1 1 1 1 1 1	2 3 1 1
XRL direct, #data CLR A CPL A RL A RL A RLC A RR A RRC A SWAP A MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, direct MOV Rn, #data MOV Rn, #data MOV Rn, #data MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, @Ri	Exclusive-OR immediate to direct byte Clear A Complement A Rotate A left Rotate A left through Carry Rotate A right Rotate A right through Carry	3 1 1 1 1 1 1	3 1 1
CLR A CPL A RL A RL A RLC A RR A RRC A SWAP A MOV A, Rn MOV A, direct MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, direct MOV Rn, #data MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, @Ri	Clear A Complement A Rotate A left Rotate A left through Carry Rotate A right Rotate A right through Carry	1 1 1 1	1
CPL A RL A RL A RLC A RR A RRC A SWAP A MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, direct MOV Rn, #data MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, @Ri	Complement A Rotate A left Rotate A left through Carry Rotate A right Rotate A right through Carry	1 1 1	1
RL A RLC A RR A RRC A SWAP A MOV A, Rn MOV A, direct MOV A, @Ri MOV A, @Ri MOV A, #data MOV Rn, direct MOV Rn, direct MOV Rn, #data MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, @Ri	Rotate A left Rotate A left through Carry Rotate A right Rotate A right through Carry	1	
RLC A RR A RRC A SWAP A MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, A MOV Rn, direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, @Ri	Rotate A left through Carry Rotate A right Rotate A right through Carry	1	1
RR A RRC A SWAP A MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri	Rotate A right Rotate A right through Carry		1 .
RRC A SWAP A MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri	Rotate A right through Carry		1
SWAP A MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, #data MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, @Ri		1	1
MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri	Swap nibbles of A	1	1
MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri		1	1
MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri	Data Transfer		
MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri	Move Register to A	1	1
MOV A, #data MOV Rn, A MOV Rn, direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri	Move direct byte to A	2	2
MOV Rn, A MOV Rn, direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri	Move indirect RAM to A	1	2
MOV Rn, direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri	Move immediate to A	2	2
MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri	Move A to Register	1	1
MOV direct, A MOV direct, Rn MOV direct, direct MOV direct, @Ri	Move direct byte to Register	2	2
MOV direct, Rn MOV direct, direct MOV direct, @Ri	Move immediate to Register	2	2
MOV direct, direct MOV direct, @Ri	Move A to direct byte	2	2
MOV direct, @Ri	Move Register to direct byte	2	2
	Move direct byte to direct byte	3	3
MOV direct #data	Move indirect RAM to direct byte	2	2
	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
	Move direct byte to indirect RAM	2	2
<b>U</b>	Move immediate to indirect RAM	2	2
,	Load DPTR with 16-bit constant	3	3
	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
	Move external data (16-bit address) to A	1	3
-	Move A to external data (16-bit address)	1	3
	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A Boolean Manipulation	1	2

## Table 9.1. CIP-51 Instruction Set Summary (Continued)



## C8051T610/1/2/3/4/5/6/7

Mnemonic Description		Bytes	Clock Cycles	
CLR C	Clear Carry	1	1	
CLR bit	Clear direct bit	2	2	
SETB C	Set Carry	1	1	
SETB bit	Set direct bit	2	2	
CPL C	Complement Carry	1	1	
CPL bit	Complement direct bit	2	2	
ANL C, bit	AND direct bit to Carry	2	2	
ANL C, /bit	AND complement of direct bit to Carry	2	2	
ORL C, bit	OR direct bit to carry	2	2	
ORL C, /bit	OR complement of direct bit to Carry	2	2	
MOV C, bit	Move direct bit to Carry	2	2	
MOV bit, C	Move Carry to direct bit	2	2	
JC rel	Jump if Carry is set	2	2/3	
JNC rel	Jump if Carry is not set	2	2/3	
JB bit, rel	Jump if direct bit is set	3	3/4	
JNB bit, rel	Jump if direct bit is not set	3	3/4	
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4	
	Program Branching			
ACALL addr11	Absolute subroutine call	2	3	
LCALL addr16	Long subroutine call	3	4	
RET	Return from subroutine	1	5	
RETI	Return from interrupt	1	5	
AJMP addr11	Absolute jump	2	3	
LJMP addr16	Long jump	3	4	
SJMP rel	Short jump (relative address)	2	3	
JMP @A+DPTR	Jump indirect relative to DPTR	1	3	
JZ rel	Jump if A equals zero	2	2/3	
JNZ rel	Jump if A does not equal zero	2	2/3	
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4	
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4	
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4	
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5	
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3	
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4	
NOP	No operation	1	1	

## Table 9.1. CIP-51 Instruction Set Summary (Continued)



78

#### Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

**rel** - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

**direct** - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00–0x7F) or an SFR (0x80–0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

**addr11** - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2 kB page of program memory as the first byte of the following instruction.


**addr16** - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8 kB program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.



## 9.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The CIP-51 memory organization is shown in Figure 9.2.



## Figure 9.2. Memory Map

#### 9.2.1. Program Memory

The CIP-51 core has a 64k-byte program memory space. The C8051T610/1/6/7 and C8051T612/3/4/5 implement 16 and 8 kB, respectively, of this program memory space as byte-programmable memory, organized in a contiguous block from addresses 0x0000 to 0x3FFF or 0x0000 to 0x1FFF. Addresses above 0x3E00 are reserved on the 16 kB devices.

Program memory is read-only from within firmware. Individual program memory bytes can be read using the MOVC instruction. This facilitates the use of EPROM space for constant storage.



#### 9.2.2. Data Memory

The CIP-51 includes 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory organization of the CIP-51.

#### 9.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in SFR Definition 9.4). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

#### 9.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51<sup>™</sup> assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

### 9.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.



#### 9.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51™ instruction set. Table 9.2 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, SCON0, IE, etc.) are bitaddressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 9.3, for a detailed description of each register.

F8	SPIOCN	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0	PCA0CPL4	PCA0CPH4	VDM0CN
F0	В	P0MDIN	P1MDIN	P2MDIN	P3MDIN		EIP1	
E8	ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2	PCA0CPL3	PCA0CPH3	RSTSRC
E0	ACC	XBR0	XBR1		IT01CF		EIE1	
D8	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PCA0CPM3	PCA0CPM4	
D0	PSW	REF0CN			P0SKIP	P1SKIP	P2SKIP	
C8	TMR2CN		TMR2RLL	TMR2RLH	TMR2L	TMR2H		
C0	SMB0CN	SMB0CF	SMB0DAT	ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH	REG0CN
B8	IP			AMX0P	ADC0CF	ADC0L	ADC0H	
B0	P3	OSCXCN	OSCICN	OSCICL				
A8	IE	CLKSEL	EMI0CN					
A0	P2	SPI0CFG	SPI0CKR	SPI0DAT	POMDOUT	P1MDOUT	P2MDOUT	P3MDOUT
98	SCON0	SBUF0	CPT1CN	CPT0CN	CPT1MD	CPT0MD	CPT1MX	CPT0MX
90	P1	TMR3CN	TMR3RLL	TMR3RLH	TMR3L	TMR3H		
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	
80	P0	SP	DPL	DPH		TOFFL	TOFFH	PCON
		1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)

#### Table 9.2. Special Function Register (SFR) Memory Map



82

Register	Address	Description	Page
SFRs are liste	ed in alphabetic	al order. All undefined SFR locations are reserved	
ACC	0xE0	Accumulator	88
ADC0CF	0xBC	ADC0 Configuration	52
ADC0CN	0xE8	ADC0 Control	54
ADC0GTH	0xC4	ADC0 Greater-Than Compare High	56
ADC0GTL	0xC3	ADC0 Greater-Than Compare Low	56
ADC0H	0xBE	ADC0 High	52
ADC0L	0xBD	ADC0 Low	53
ADC0LTH	0xC6	ADC0 Less-Than Compare Word High	56
ADC0LTL	0xC5	ADC0 Less-Than Compare Word Low	57
AMX0P	0xBB	AMUX0 Positive Channel Select	51
В	0xF0	B Register	88
CKCON	0x8E	Clock Control	176
CLKSEL	0xA9	Clock Select	112
CPT0CN	0x9B	Comparator0 Control	65
CPT0MD	0x9D	Comparator0 Mode Selection	67
CPT0MX	0x9F	Comparator0 MUX Selection	66
CPT1CN	0x9A	Comparator1 Control	68
CPT1MD	0x9C	Comparator1 Mode Selection	70
CPT1MX	0x9E	Comparator1 MUX Selection	69
DPH	0x83	Data Pointer High	86
DPL	0x82	Data Pointer Low	85
EIE1	0xE6	Extended Interrupt Enable 1	94
EIP1	0xF6	Extended Interrupt Priority 1	95
EMI0CN	0xAA	External Memory Interface Control	109
IE	0xA8	Interrupt Enable	92
IP	0xB8	Interrupt Priority	93
IT01CF	0xE4	INT0/INT1 Configuration	96
OSCICL	0xB3	Internal Oscillator Calibration	111
OSCICN	0xB2	Internal Oscillator Control	111
OSCXCN	0xB1	External Oscillator Control	114
P0	0x80	Port 0 Latch	123
POMDIN	0xF1	Port 0 Input Mode Configuration	123
POMDOUT	0xA4	Port 0 Output Mode Configuration	124
POSKIP	0xD4	Port 0 Skip	124
P1	0x90	Port 1 Latch	125
P1MDIN	0xF2	Port 1 Input Mode Configuration	125
P1MDOUT	0xA5	Port 1 Output Mode Configuration	126
P1SKIP	0xD5	Port 1 Skip	126
P2	0xA0	Port 2 Latch	127
P2MDIN	0xF3	Port 2 Input Mode Configuration	127
P2MDOUT	0xA6	Port 2 Output Mode Configuration	128
P2SKIP	0xD6	Port 2 Skip	128
P3	0xB0	Port 3 Latch	129
P3MDIN	0xF4	Port 3 Input Mode Configuration	129

## Table 9.3. Special Function Registers



Register	Address	Description	Page
P3MDOUT	0xA7	Port 3 Output Mode Configuration	130
PCA0CN	0xD8	PCA Control	199
PCA0CPH0	0xFC	PCA Capture 0 High	203
PCA0CPH1	0xEA	PCA Capture 1 High	203
PCA0CPH2	0xEC	PCA Capture 2 High	203
PCA0CPH3	0xEE	PCA Capture 3High	203
PCA0CPH4	0xFE	PCA Capture 4 High	203
PCA0CPL0	0xFB	PCA Capture 0 Low	202
PCA0CPL1	0xE9	PCA Capture 1 Low	202
PCA0CPL2	0xEB	PCA Capture 2 Low	202
PCA0CPL3	0xED	PCA Capture 3Low	202
PCA0CPL4	0xFD	PCA Capture 4 Low	202
PCA0CPM0	0xDA	PCA Module 0 Mode	201
PCA0CPM1	0xDB	PCA Module 1 Mode	201
PCA0CPM2	0xDC	PCA Module 2 Mode	201
PCA0CPM3	0xDD	PCA Module 3 Mode	201
PCA0CPM4	0xDE	PCA Module 4 Mode	201
PCA0H	0xFA	PCA Counter High	202
PCA0L	0xF9	PCA Counter Low	202
PCA0MD	0xD9	PCA Mode	200
PCON	0x87	Power Control	98
PSW	0xD0	Program Status Word	87
REF0CN	0xD1	Voltage Reference Control	61
REG0CN	0xC7	Voltage Regulator	73
RSTSRC	0xEF	Reset Source Configuration/Status	104
SBUF0	0x99	UART0 Data Buffer	155
SCON0	0x98	UART0 Control	154
SMB0CF	0xC1	SMBus Configuration	138
SMB0CN	0xC0	SMBus Control	140
SMB0DAT	0xC2	SMBus Data	142
SP	0x81	Stack Pointer	86
SPI0CFG	0xA1	SPI Configuration	164
SPIOCKR	0xA2	SPI Clock Rate Control	166
SPIOCN	0xF8	SPI Control	165
SPI0DAT	0xA3	SPI Data	166
TCON	0x88	Timer/Counter Control	174
TH0	0x8C	Timer/Counter 0 High	177
TH1	0x8D	Timer/Counter 1 High	178
TL0	0x8A	Timer/Counter 0 Low	177
TL1	0x8B	Timer/Counter 1 Low	177
TMOD	0x89	Timer/Counter Mode	175
TMR2CN	0xC8	Timer/Counter 2 Control	180
TMR2H	0xCD	Timer/Counter 2 High	182
TMR2L	0xCC	Timer/Counter 2 Low	181
TMR2RLH	0xCB	Timer/Counter 2 Reload High	181

## Table 9.3. Special Function Registers (Continued)




Register	Address	Description	Page
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	181
TMR3CN	0x91	Timer/Counter 3Control	184
TMR3H	0x95	Timer/Counter 3 High	186
TMR3L	0x94	Timer/Counter 3Low	185
TMR3RLH	0x93	Timer/Counter 3 Reload High	185
TMR3RLL	0x92	Timer/Counter 3 Reload Low	185
TOFFH	0x86	Temperature Sensor Offset Measurement High	46
TOFFL	0x85	Temperature Sensor Offset Measurement Low	47
VDM0CN	0xFF	V <sub>DD</sub> Monitor Control	101
XBR1	0xE2	Port I/O Crossbar Control 1	122
XBR0	0xE1	Port I/O Crossbar Control 0	121
All other SFR	locations	Reserved	

## Table 9.3. Special Function Registers (Continued)

#### 9.2.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should always be written to the value indicated in the SFR description. Future product versions may use these bits to implement new features, in which case the reset value of the bit will be the indicated value, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the data sheet associated with their corresponding system function.


### SFR Definition 9.1. DPL: Data Pointer Low Byte






## C8051T610/1/2/3/4/5/6/7

## SFR Definition 9.2. DPH: Data Pointer High Byte



## SFR Definition 9.3. SP: Stack Pointer






## SFR Definition 9.4. PSW: Program Status Word

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset Value
CY	AC	F0	RS1	RS0	OV	F1	PARITY	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(bi	t addressable)	0xD0
Bit7:	CY: Carry This bit is	•	ie last arithmet	ic operatio	n resulted i	n a carry (a	ddition) or a	a borrow
			ared to logic 0					
Bit6:	AC: Auxilia	ary Carry F	ag	•		•		
			e last arithmeti					
	from (subt	raction) the	high order nib	ble. It is cl	eared to log	gic 0 by all o	other arithm	etic opera-
	tions.							
Bit5:	F0: User F	0						
			ble, general pu	urpose flag	for use une	der software	e control.	
Bits4–3:	RS1–RS0:	•	Bank Select.					
	These bits select which register bank is used during register accesses.							
	These bits	select which	ch register ban	k is used c	uning regis	ler accesse	·S.	
			Ū			ler accesse	5.	
	These bits <b>RS1</b> 0	RS0	Register Bank	Addr	ess	lei accesse	.5.	
	RS1		Ū		•ess •0x07		.5.	
	<b>RS1</b> 0	<b>RS0</b>	Register Bank	x Addr 0x00-	<b>ess</b> 0x07 0x0F		·s.	
	<b>RS1</b> 0 0	<b>RS0</b>   0 1	Register Bank 0 1	x Addr 0x00- 0x08-	ress 0x07 0x0F 0x17		s.	
	<b>RS1</b> 0 0 1 1	<b>RS0</b> 0 1 0 1	Register Bank	Addr 0x00- 0x08- 0x08- 0x10-	ress 0x07 0x0F 0x17		s.	
Bit2:	<b>RS1</b> 0 1 1 0V: Overfl	RS0         I           0         1           0         1           0         1           0         1           ow Flag.         1	Register Bank	x Addr 0x00- 0x08- 0x10- 0x10- 0x18-	ress         0x07           0x0F         0x17           0x1F         0x1F			
Bit2:	RS1 0 1 1 OV: Overfl This bit is s	RS0         I           0         1           0         1           0         1           ow Flag.         set to 1 uno	Register Bank	Addr 0x00– 0x08– 0x10– 0x10– 0x18– g circumst	ress           0x07           0x0F           0x17           0x1F	ADD, ADDC	c, or SUBB i	
Bit2:	RS10011OV: OverflThis bit is a causes a set of the s	RS0I01011010set to 1 undsign-change	Register Bank	x Addr 0x00- 0x08- 0x10- 0x18- g circumst UL instruc	ress 0x07 0x0F 0x17 0x1F ances: an A tion results	ADD, ADDC	c, or SUBB i ow (result is	s greater
Bit2:	RS10011OV: OverfilThis bit is a causes a set than 255),	RS0I010101ow Flag.set to 1 undsign-changeor a DIV in	Register Bank	Addr     0x00-     0x08-     0x10-     0x18-  g circumst UL instruc es a divide	ress 0x07 0x0F 0x17 0x1F ances: an A tion results -by-zero co	ADD, ADDC in an overfl indition. The	c, or SUBB i ow (result is e OV bit is c	s greater
-	RS10011OV: OverflThis bit is a causes a sthan 255),by the ADI	RS0I010101ow Flag.set to 1 undsign-changeor a DIV in0, ADDC, S	Register Bank	Addr     0x00-     0x08-     0x10-     0x18-  g circumst UL instruc es a divide	ress 0x07 0x0F 0x17 0x1F ances: an A tion results -by-zero co	ADD, ADDC in an overfl indition. The	c, or SUBB i ow (result is e OV bit is c	s greater
Bit2: Bit1:	RS10011OV: OverflThis bit is a set than 255),by the ADIF1: User F	RS0I010101ow Flag.set to 1 undsign-changeor a DIV in0, ADDC, Slag 1.	Register Bank	g circumst UL instructes a divide nd DIV inst	ress 0x07 0x0F 0x17 0x1F ances: an A tion results -by-zero co ructions in a	ADD, ADDC in an overfl andition. The all other cas	c, or SUBB i ow (result is e OV bit is c ses.	s greater
Bit1:	RS10011OV: OverflThis bit is a scauses a sthan 255),by the ADIF1: User FThis is a b	RS0I010101ow Flag.set to 1 undsign-changeor a DIV in0, ADDC, Slag 1.it-addressa	Register Bank	g circumst UL instructes a divide nd DIV inst	ress 0x07 0x0F 0x17 0x1F ances: an A tion results -by-zero co ructions in a	ADD, ADDC in an overfl andition. The all other cas	c, or SUBB i ow (result is e OV bit is c ses.	s greater
-	RS100111OV: OverflThis bit is acauses a sthan 255),by the ADIF1: User FThis is a bPARITY: P	RS0I010101ow Flag.set to 1 undsign-changeor a DIV inD, ADDC, Slag 1.it-addressaarity Flag.	Register Bank	Addr     Ox00-     Ox08-     Ox10-     Ox18-     Ox18-     UL instructes a divide     d DIV inst	ress 0x07 0x0F 0x17 0x17 0x1F ances: an A tion results -by-zero co ructions in a for use und	ADD, ADDC in an overfl indition. The all other cas der software	C, or SUBB i ow (result is e OV bit is c ses. e control.	s greater cleared to 0
Bit1:	RS100111OV: OverflThis bit is acauses a sthan 255),by the ADIF1: User FThis is a bPARITY: P	RS0I010101ow Flag.set to 1 undign-changeor a DIV in0, ADDC, Slag 1.it-addressaarity Flag.set to logic	Register Bank	Addr     Ox00-     Ox08-     Ox10-     Ox18-     Ox18-     UL instructes a divide     d DIV inst	ress 0x07 0x0F 0x17 0x17 0x1F ances: an A tion results -by-zero co ructions in a for use und	ADD, ADDC in an overfl indition. The all other cas der software	C, or SUBB i ow (result is e OV bit is c ses. e control.	s greater cleared to 0




## C8051T610/1/2/3/4/5/6/7

## SFR Definition 9.5. ACC: Accumulator



### SFR Definition 9.6. B: B Register





### 9.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 14 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interruptpending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE1). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Note: Any instruction that clears the EA bit should be immediately followed by an instruction that has two or more opcode bytes. For example:

// in 'C': EA = 0; // clear EA bit EA = 0; // ... followed by another 2-byte opcode ; in assembly: CLR EA ; clear EA bit CLR EA ; ... followed by another 2-byte opcode

If an interrupt is posted during the execution phase of a "CLR EA" opcode (or any instruction which clears the EA bit), and the instruction is followed by a single-cycle instruction, the interrupt may be taken. However, a read of the EA bit will return a '0' inside the interrupt service routine. When the "CLR EA" opcode is followed by a multi-cycle instruction, the interrupt will not be taken.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

### 9.3.1. MCU Interrupt Sources and Vectors

The MCUs support 14 interrupt sources. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 9.4 on page 91. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



#### 9.3.2. External Interrupts

The /INT0 and /INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The IN0PL (/INT0 Polarity) and IN1PL (/INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "18.1. Timer 0 and Timer 1" on page 170) select level or edge sensitive. The table below lists the possible configurations.

IT0	IN0PL	/INT0 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

IT1	IN1PL	/INT1 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

/INT0 and /INT1 are assigned to Port pins as defined in the IT01CF register (see SFR Definition 9.11). Note that /INT0 and /INT0 Port pin assignments are independent of any Crossbar assignments. /INT0 and /INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to /INT0 and/or /INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section "14.1. Priority Crossbar Decoder" on page 118 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (IN0PL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

#### 9.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP1) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 9.4.

### 9.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.



Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	Ν	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	Ν	ET2 (IE.5)	PT2 (IP.5)
SPI0	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y	N	ESPI0 (IE.6)	PSPI0 (IP.6)
SMB0	0x003B	7	SI (SMB0CN.0)	Y	Ν	ESMB0 (EIE1.0)	PSMB0 (EIP1.0)
RESERVED	0x0043	8	N/A	N/A	N/A	N/A	N/A
ADC0 Window Compare	0x004B	9	AD0WINT (ADC0CN.3)	Y	Ν	EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
ADC0 Conversion Complete	0x0053	10	AD0INT (ADC0CN.5)	Y	Ν	EADC0 (EIE1.3)	PADC0 (EIP1.3)
Programmable Counter Array	0x005B	11	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	Ν	EPCA0 (EIE1.4)	PPCA0 (EIP1.4)
Comparator0	0x0063	12	CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5)	N	N	ECP0 (EIE1.5)	PCP0 (EIP1.5)
Comparator1	0x006B	13	CP1FIF (CPT1CN.4) CP1RIF (CPT1CN.5)	N	N	ECP1 (EIE1.6)	PCP1 (EIP1.6)
Timer 3 Overflow	0x0073	14	TF3H (TMR3CN.7) TF3L (TMR3CN.6)	N	Ν	ET3 (EIE1.7)	PT3 (EIP1.7)



#### 9.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

## SFR Definition 9.7. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit	addressable	) 0xA8
Bit7:	EA: Enable /							
	This bit glob	ally enables	s/disables a	Il interrupts	. It override:	s the individ	lual interru	ot mask set-
	tings.	l :						
	0: Disable al	•		ta ita individ		atting		
Bit6:	1: Enable ea ESPI0: Enab	•	•			•		
DILO.	This bit sets		•	•	<i>,</i> .	•		
	0: Disable al				<b>.</b>			
	1: Enable int		•	ated by SPI	า			
Bit5:	ET2: Enable				0.			
Dito.	This bit sets		•	ner 2 interru	ipt.			
	0: Disable Ti		•		.p			
	1: Enable int		•	ated by the	TF2L or TF	2H flags.		
Bit4:	ES0: Enable		•	,		Ũ		
	This bit sets	the maskin	g of the UA	RT0 interru	pt.			
	0: Disable U	ART0 inter	rupt.					
	1: Enable UA		•					
Bit3:	ET1: Enable		•					
	This bit sets		•	ner 1 interru	pt.			
	0: Disable al		•					
	1: Enable int		•	ated by the	TF1 flag.			
Bit2:	EX1: Enable							
	This bit sets		•	al Interrupt	1.			
	0: Disable ex		•					
Bit1:	1: Enable int		•	aled by the	mini i input.			
DILI.	ET0: Enable This bit sets		•	oor 0 intorru	nt			
	0: Disable al				pı.			
	1: Enable int			ated by the	TEO flag			
Bit0:	EX0: Enable		•		n o nay.			
Dito.	This bit sets			al Interrupt	0			
	0: Disable ex				•			
	1: Enable int			ated by the	/INT0 input.			
		1 1-	0:	<b>,</b>	1			



## SFR Definition 9.8. IP: Interrupt Priority

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	PSPI0	PT2	PS0	PT1	PX1	PT0	PX0	1000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(bi	t addressable	e) 0xB8
Bit7:	UNUSED. R	ead = 1b, \	Nrite = don'i	care.				
Bit6:	PSPI0: Seria	•		· /	rupt Priority	Control.		
	This bit sets							
	0: SPI0 inter							
	1: SPI0 inter							
Bit5:	PT2: Timer 2							
	This bit sets				t.			
	0: Timer 2 int	•						
	1: Timer 2 int							
Bit4:	PS0: UART0	•						
	This bit sets				t.			
	0: UART0 int	•	•					
	1: UART0 int							
Bit3:	PT1: Timer 1							
	This bit sets				t.			
	0: Timer 1 int							
	1: Timer 1 int		0 1					
Bit2:	PX1: Externa							
	This bit sets				ot i interrup	τ.		
	0: External Ir	•						
Bit1:	1: External Ir		0 1					
DILI.	PT0: Timer 0 This bit sets	•			+			
	0: Timer 0 inf				ι.			
	1: Timer 0 inf		•					
Bit0:	PX0: Externa		• •					
Dito.	This bit sets	•			ot 0 interrun	+		
	0: External Ir				or o menup	ι.		
	1: External Ir	•						



## C8051T610/1/2/3/4/5/6/7

## SFR Definition 9.9. EIE1: Extended Interrupt Enable 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ET3	ECP1	ECP0	EPCA0	EADC0	EWADC0	Reserved	ESMB0	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE6
Bit7:	ET3: Enable		•	<b>.</b>				
	This bit sets		•	ner 3 interri	upt.			
	0: Disable Ti 1: Enable inf		•	ated by the	TE3L or TE	3H flags		
Bit6:	ECP1: Enab					orritays.		
Dito.	This bit sets							
	0: Disable C		•					
	1: Enable inf		•		CP1RIF or	CP1FIF flag	S.	
Bit5:	ECP0: Enab	•	· · ·	•				
	This bit sets 0: Disable C		•	0 interrupt.				
	1: Enable inf			ated by the		CP0EIE flag	c	
Bit4:	EPCA0: Ena						5.	
	This bit sets	•			· /			
	0: Disable al		•					
	1: Enable inf		•					
Bit3:	EADC0: Ena			•	•	ata intervinet		
	This bit sets 0: Disable A		•		•	ele interrupt.		
	1: Enable inf					а.		
Bit2:	EWADC0: E					5		
	This bit sets					nterrupt.		
	0: Disable A							
DIM	1: Enable inf		•		C0 Window	Compare fla	ig (AD0WI	NT).
Bit1: Bit0:	RESERVED ESMB0: Ena							
DILU.	This bit sets		` '	•	ot.			
	0: Disable al							
	1: Enable inf		•	ated by SM	B0.			



## SFR Definition 9.10. EIP1: Extended Interrupt Priority 1

R/W	R/W PCP1	R/W PCP0	R/W PPCA0	R/W PADC0	R/W	R/W	R/W PSMB0	Reset Value
PT3	Bit6	Bit5	Bit4	Bit3	PWADC0 Bit2	Reserved Bit1	Bit0	
Bit7	Bito	BID	BIt4	BIt3	BItZ	BILL	BItu	SFR Address:
								0xF6
Bit7:	PT3: Timer 3	R Interrunt F	Priority Cont	trol				
Bitr.	This bit sets	•			ot.			
	0: Timer 3 in				•			
	1: Timer 3 in							
Bit6:	PCP1: Com	•	• •		ontrol.			
	This bit sets							
	0: CP1 interr							
	1: CP1 interr	upt set to h	igh priority	level.				
Bit5:	PCP0: Com	parator0 (C	P0) Interrup	ot Priority C	ontrol.			
	This bit sets	the priority	of the CP0	interrupt.				
	0: CP0 interr	•						
	1: CP0 interr							
Bit4:	PPCA0: Pro	•			) Interrupt P	riority Contr	ol.	
	This bit sets							
	0: PCA0 inte							
	1: PCA0 inte							
Bit3:	PADC0 ADC							
	This bit sets				•	•		
	0: ADC0 Cor		•	•				
<b>D</b> 140	1: ADC0 Col							
Bit2:	PWADC0: A		•			ontrol.		
	This bit sets				•			
	0: ADC0 Wir							
Di+1.	1: ADC0 Wir		•	• • •	evel.			
Bit1:	RESERVED				trol			
Bit0:	PSMB0: SM This bit sets							
	0: SMB0 inte			•				
	1: SMB0 inte	•						
		mupt set to		ly ievel.				



## C8051T610/1/2/3/4/5/6/7

## SFR Definition 9.11. IT01CF: INT0/INT1 Configuration

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
IN1PL	IN1SL2	IN1SL1	IN1SL0	IN0PL	IN0SL2	IN0SL1	IN0SL0	00000001			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xE4			
Note: Re	fer to SFR Defin	nition 18.1 fo	or INT0/1 edg	ge- or level-s	sensitive inter	rupt selectio	n.				
Bit7:	IN1PL: /INT1	Polarity									
	0: /INT1 input	is active I	OW.								
	1: /INT1 input is active high.										
Bits6–4:	IN1SL2–0: /INT1 Port Pin Selection Bits										
	These bits se										
	pendent of the										
	peripheral that										
	assign the Po					the selected	d pin (accoi	mplished by			
	setting to '1' t	he corresp	onding bit i	n register F	POSKIP).						
	IN1SL2-0	/INT	1 Port Pin								
	000		P0.0								
	001		P0.1								
	010		P0.2								
	011		P0.3								
	100		P0.4								
	101		P0.5								
	110		P0.6								
	111		P0.7								
Bit3:	IN0PL: /INT0	Polarity									
	0: /INT0 interr	rupt is acti	ve low.								
	1: /INT0 inter										
Bits2–0:	INT0SL2-0: /										
	These bits se										
	pendent of the										
	peripheral tha										
	assign the Po					the selected	a pin (accoi	mplished by			
	setting to '1' t	ne corresp	onding bit i	n register F	-05KIP).						
	IN0SL2-0	/INT	0 Port Pin								
	000		P0.0								
	001		P0.1								
	010		P0.2								
	011		P0.3								
	100		P0.4								
	101		P0.5								
	110	1	P0.6								
			FU.0								



### 9.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not effected). Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. SFR Definition 9.12 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consumption considerably; however, a reset is required to restart the MCU.

#### 9.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section "10.6. PCA Watchdog Timer Reset" on page 102 for more information on the use and configuration of the WDT.

## Note: Any instruction that sets the IDLE bit should be immediately followed by an instruction that has 2 or more opcode bytes. For example:

```
// in 'C':
PCON |= 0x01; // set IDLE bit
PCON = PCON; // ... followed by a 3-cycle dummy instruction
; in assembly:
ORL PCON, #01h ; set IDLE bit
MOV PCON, PCON; ... followed by a 3-cycle dummy instruction
```

If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from IDLE mode when a future interrupt occurs.



#### 9.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout of 100  $\mu$ sec.

By default, when in Stop Mode the internal regulator is still active. However, the regulator can be configured to shut down while in Stop Mode to save power. To shut down the regulator in Stop Mode, the STOPCF bit in register REGOCN should be set to "1" prior to setting the STOP bit (see SFR Definition 8.1). If the regulator is shut down using the STOPCF bit, only the RST pin or a full power cycle are capable of resetting the device.

**Note:** It is important to follow the instruction to enter Stop mode with one that does not access any SFRs or RAM (such as a NOP). This will prevent additional supply current in Stop mode.

R/W GF5	R/W GF4	R/W GF3	R/W GF2	R/W GF1	R/W GF0	R/W STOP	R/W IDLE	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x87
Bits7–2:	GF5–GF0: G These are ge				r software c	ontrol.		
Bit1:	STOP: Stop Setting this b 1: CPU goes	Mode Sele bit will place	ct. the CIP-51	l in Stop mo	ode. This bi		s be read a	is 0.
Bit0:	IDLE: Idle Me Setting this b 1: CPU goes Ports, and A	ode Select it will place into Idle m	e the CIP-51 lode. (Shuts	l in Idle mo s off clock to	de. This bit			

## SFR Definition 9.12. PCON: Power Control



## 10. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pullups are enabled during and after the reset. For V<sub>DD</sub> Monitor and power-on resets, the  $\overrightarrow{RST}$  pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. Refer to Section "13. Oscillators" on page 110 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (Section "19.3. Watchdog Timer Mode" on page 196 details the use of the Watchdog Timer). Once the system clock source is stable, program execution begins at location 0x0000.




Figure 10.1. Reset Sources

## 10.1. Power-On Reset

During power-up, the device is held in a reset state and the  $\overline{RST}$  pin is driven low. An additional delay occurs before the device is released from reset; the delay decreases as the V<sub>DD</sub> ramp time increases (V<sub>DD</sub> ramp time is defined as how fast V<sub>DD</sub> ramps from 0 V to 1.8 V). Figure 10.2. plots the power-on and V<sub>DD</sub> monitor reset timing. For valid ramp times (less than 1 ms), the power-on reset delay (T<sub>PORDelay</sub>) is typically less than 0.3 ms. The maximum V<sub>DD</sub> ramp time is 1 ms; slower ramp times may cause the device to be released from reset before V<sub>DD</sub> reaches the V<sub>RST</sub> level. If the V<sub>DD</sub> ramp time in an application will exceed 1 ms, external circuitry should be used to hold  $\overline{RST}$  low until the V<sub>DD</sub> supply is within the valid supply range for the device.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The content of internal data memory is undefined after a power-on reset. The V<sub>DD</sub> monitor is enabled following a power-on reset.




Figure 10.2. Power-On and V<sub>DD</sub> Monitor Reset Timing



## 10.2. Power-Fail Reset/V<sub>DD</sub> Monitor

If the power supply monitor is enabled, when a power-down transition or power irregularity causes  $V_{DD}$  to drop below  $V_{RST}$ , the power supply monitor will drive the  $\overline{RST}$  pin low and hold the CIP-51 in a reset state (see Figure 10.2). When  $V_{DD}$  returns to a level above  $V_{RST}$ , the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if  $V_{DD}$  dropped below the level required for data retention. If the PORSF flag reads '1', the data may no longer be valid. The  $V_{DD}$  monitor is enabled after power-on resets; however its defined state (enabled/disabled) is not altered by any other reset source. For example, if the  $V_{DD}$  monitor is disabled and a software reset is performed, the  $V_{DD}$  monitor will still be disabled after the reset.

**Important Note**: If the V<sub>DD</sub> monitor has been disabled by software, it must be re-enabled before it is selected as a reset source. Selecting the V<sub>DD</sub> monitor as a reset source before it is enabled and stabilized may cause a system reset. The procedure for configuring the V<sub>DD</sub> monitor as a reset source is shown below:

Step 1. Enable the V<sub>DD</sub> monitor (VDMEN bit in VDM0CN = '1').

Step 2. Wait for the V<sub>DD</sub> monitor to stabilize (see Table 10.1 for the VDD Monitor turn-on time).

Step 3. Select the V<sub>DD</sub> monitor as a reset source (PORSF bit in RSTSRC = '1').

See Figure 10.2 for V<sub>DD</sub> monitor timing; note that the reset delay is not incurred after a V<sub>DD</sub> monitor reset. See Table 10.2 for electrical characteristics of the V<sub>DD</sub> monitor.

## SFR Definition 10.1. VDM0CN: V<sub>DD</sub> Monitor Control

R/W		R	R	R	R	R	R	Reset Value			
VDMEN		Reserved		Reserved		Reserved	Reserved	Variable			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address			
								0xFF			
Bit7:	VDMEN: V <sub>DI</sub>	<sub>D</sub> Monitor E	nable.								
	This bit is tur	rns the V <sub>DD</sub>	monitor cir	cuit on/off.	The V <sub>DD</sub> Mo	onitor canno	t generate	system			
	resets until it	is also sele	ected as a r	eset source	in register	RSTSRC (S	SFR Definiti	on 10.2).			
resets until it is also selected as a reset source in register RSTSRC (SFR Definition 10.2).											
The $V_{DD}$ Monitor must be allowed to stabilize before it is selected as a reset source. Select- ing the $V_{DD}$ monitor as a reset source before it has stabilized may generate a system											
		monitor as	s a reset so	ource befor	e it has sta	bilized ma					
	ing the $V_{DD}$	monitor as able 10.2 fo	<b>s a reset so</b> or the minim	ource befor	e it has sta	bilized ma					
	ing the V <sub>DD</sub> reset. See T	monitor as able 10.2 fo tor Disableo	<b>s a reset so</b> or the minim d.	ource befor	e it has sta	bilized ma					
Bit6:	ing the V <sub>DD</sub> reset. See T 0: V <sub>DD</sub> Monit	monitor as able 10.2 fo tor Disabled tor Enabled	<b>s a reset so</b> or the minim d.	ource befor	e it has sta	bilized ma					
Bit6:	ing the V <sub>DD</sub> reset. See T 0: V <sub>DD</sub> Monit 1: V <sub>DD</sub> Monit	monitor as able 10.2 fo tor Disabled tor Enabled r <sub>DD</sub> Status.	<b>s a reset so</b> or the minim d.	b <b>urce befor</b> num V <sub>DD</sub> Mo	re it has sta	<b>ibilized ma</b> on time.	y generate				
Bit6:	ing the V <sub>DD</sub> reset. See T 0: V <sub>DD</sub> Monit 1: V <sub>DD</sub> Monit V <sub>DD</sub> STAT: V	monitor as able 10.2 fo tor Disabled tor Enabled on Status. ates the cu	s a reset so or the minim d. rrent power	ource befor num V <sub>DD</sub> Mo	r <b>e it has sta</b> ponitor turn-c rus (V <sub>DD</sub> Mc	<b>ibilized ma</b> on time.	y generate				
Bit6:	ing the $V_{DD}$ reset. See T 0: $V_{DD}$ Monit 1: $V_{DD}$ Monit $V_{DD}$ STAT: V This bit indic	monitor as able 10.2 fo tor Disabled tor Enabled (DD Status. ates the cu or below the	s a reset so or the minim d. rrent power e V <sub>DD</sub> monit	ource befor num V <sub>DD</sub> Mo supply stat tor threshold	r <b>e it has sta</b> ponitor turn-c rus (V <sub>DD</sub> Mc	<b>ibilized ma</b> on time.	y generate				



## 10.3. External Reset

The external RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the RST pin generates a reset; an external pullup and/or decoupling of the RST pin may be necessary to avoid erroneous noise-induced resets. See Table 10.2 for complete RST pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

### **10.4. Missing Clock Detector Reset**

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100  $\mu$ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read '1', signifying the MCD as the reset source; otherwise, this bit reads '0'. Writing a '1' to the MCDRSF bit enables the Missing Clock Detector; writing a '0' disables it. The state of the RST pin is unaffected by a missing clock detector reset.

### 10.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0–), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the RST pin is unaffected by a Comparator0 reset.

## 10.6. PCA Watchdog Timer Reset

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "19.3. Watchdog Timer Mode" on page 196; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to '1'. The state of the RST pin is unaffected by a WDT reset.



## 10.7. EPROM Error Reset

If an EPROM program read or a write procedure targets an illegal address, a system reset is generated. This may occur due to any of the following:

- Programming hardware attempts to write or read an EPROM location which is above the user code space address limit.
- An EPROM read from firmware is attempted above user code space. This occurs when a MOVC operation is attempted above the user code space address limit.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above the user code space address limit.

Device	User Code Space Address Limit
C8051T610/1/6/7	0x3DFF
C8051T612/3/4/5	0x1FFF

Table 10.1. User Code Space Address Limits

The MEMERR bit (RSTSRC.6) is set following any EPROM error reset. The state of the  $\overline{RST}$  pin is unaffected by an EPROM error reset.

### 10.8. Software Reset

Software may force a reset by writing a '1' to the SWRSF bit (RSTSRC.4). The SWRSF bit will read '1' following a software forced reset. The state of the RST pin is unaffected by a software reset.



## C8051T610/1/2/3/4/5/6/7

## SFR Definition 10.2. RSTSRC: Reset Source

R	R	R/W	R/W	R	R/W	R/W	R	Reset Value
-	MEMERR	C0RSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xEF
	or bits that act dify-write instr			•	,		dicator flaç	gs (on a read
Bit7:	UNUSED. Re	ad = 0b. Wr	rite = don't	care.				
Bit6:	MEMERR: EF							
	0: Source of I	ast reset wa	is not an El	PROM error.				
	1: Source of I	ast reset wa	is an EPRC	DM error.				
Bit5:	CORSEF: Co	mparator0 R	Reset Enabl	e and Flag.				
	Write							
	0: Comparato	or0 is not a r	eset source	Э.				
	1: Comparato	or0 is a reset	t source (ad	ctive-low).				
	Read		_					
	0: Source of I							
<b>D</b> '' 4	1: Source of I		•					
Bit4:	SWRSF: Soft	ware Reset	Force and	Flag.				
	Write							
	0: No Effect.	votom rocot						
	1: Forces a sy Read	ystenn reset.						
	0: Source of I	ast reset wa	is not a writ	te to the SW	RSF hit			
	1: Source of I							
Bit3:	WDTRSF: Wa							
2.001	0: Source of I							
	1: Source of I							
Bit2:	MCDRSF: Mi							
	Write:	Ū.		0				
	0: Missing Clo	ock Detector	r disabled.					
	1: Missing Clo	ock Detector	r enabled; t	riggers a res	et if a missir	ng clock cor	dition is de	tected.
	Read:							
	0: Source of I							
	1: Source of I		•		ctor timeout.			
Bit1:	PORSF: Pow							
	This bit is set							
	V <sub>DD</sub> monitor r			-		isidered ind	eterminate	tollowing the
	reset. Writing	this bit enal	bles/disable	es the V <sub>DD</sub> m	ionitor.			
	Write:							
	0: Disable VD							
	1: Enable VD	D monitor a	s a reset so	ource (does r	not enable V	DD monitor	circuit).	
	Read:	waa nata -	wor on cr	V monitor	roact			
	0: Last reset	-						L_
DVC	1: Last reset			monitor res	et; all other r	eset flags in	naetermina	te.
Bit0:	PINRSF: HW							
	0: Source of I			•				
	1: Source of I	ast reset wa	is RST pin.					



## Table 10.2. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	I <sub>OL</sub> = 8.5 mA, V <sub>DD</sub> = 1.8 to 3.6 V	_		0.6	V
RST Input High Voltage		$0.75 \times V_{DD}$	_		V
RST Input Low Voltage		—		0.6	V
RST Input Leakage Current	RST = 0.0 V	—	25	50	μA
V <sub>DD</sub> Ramp Time for POR	Ramp from 0 to 1.8 V	_	-	1	ms
$V_{DD}$ Monitor Threshold ( $V_{RST}$ )		1.7	1.75	1.8	V
Missing Clock Detector Timeout	Time from last system clock rising edge to reset initiation	100	220	500	μs
Reset Time Delay	Delay between release of any reset source and code execu- tion at location 0x0000	20.0	_	_	μs
Minimum $\overline{RST}$ Low Time to Generate a System Reset		15	_	_	μs
VDD Monitor Turn-On Time		100	_	_	μs
VDD Monitor Supply Current		_	TBD	TBD	μA



## 11. EPROM Program Memory

C8051T610/1/2/3/4/5/6/7 devices include 16 kB (C8051T610/1/6/7) or 8 kB (C8051T612/3/4/5) of on-chip byte-programmable EPROM for program code storage. The EPROM memory can be programmed via the C2 debug and programming interface when a special programming voltage is applied to the V<sub>PP</sub> pin. Each location in EPROM memory is programmable only once (i.e. non-erasable). Table 11.1 shows the EPROM specifications.

## **Table 11.1. EPROM Electrical Characteristics**

Parameter	Conditions	Min	Тур	Max	Units
EPROM Size	C8051T610/1/6/7	16384*	—	—	Bytes
EPROM Size	C8051T612/3/4/5	8192	—	—	Bytes
Write Cycle Time (per Byte)		—	105	—	μs
Programming Voltage (V <sub>PP</sub> )		6.25	6.5	6.75	V
*Note: 512 bytes at location 0x3E00 to 0x3FFF are not available for program storage					

## **11.1.** Programming the EPROM Memory

Programming of the EPROM memory is accomplished through the C2 programming and debug interface. When creating hardware to program the EPROM, it is necessary to follow the programming steps listed below. Please refer to the "C2 Interface Specification" available at http://www.silabs.com for details on communicating via the C2 interface. Section "20. C2 Interface" on page 204 has information about C2 register addresses for the C8051T610/1/2/3/4/5/6/7.

- 1. Reset the device using the /RST pin.
- 2. Wait at least 20  $\mu$ s before sending the first C2 command.
- 3. Place the device in core reset: Write 0x04 to the DEVCTL register.
- 4. Set the device to program mode (1st step): Write 0x40 to the EPCTL register.
- 5. Set the device to program mode (2nd step): Write 0x58 to the EPCTL register.
- 6. Apply the V<sub>PP</sub> programming Voltage.
- 7. Write the first EPROM address for programming to EPADDRH and EPADDRL.
- 8. Write a data byte to EPDAT. EPADDRH:L will increment by 1 after this write.
- 9. **Poll the EPBusy bit** using a C2 Address Read command. Note: If EPError is set at this time, the write operation failed.
- 10. If programming is not finished, return to Step 8 to write the next address in sequence, or return to Step 7 to program a new address.
- 11. Remove program mode (1st step): Write 0x40 to the EPCTL register.
- 12. Remove the V<sub>PP</sub> programming Voltage.
- 13. Remove program mode (2nd step): Write 0x00 to the EPCTL register.
- 14. Reset the device: Write 0x02 and then 0x00 to the DEVCTL register.

Important Note: There is a finite amount of time which  $V_{PP}$  can be applied without damaging the device, which is cumulative over the life of the device. Refer to Table 2.1 on page 28 for the  $V_{PP}$  timing specification.



## 11.2. Security Options

The C8051T610/1/2/3/4/5/6/7 devices provide security options to prevent unauthorized viewing of proprietary program code and constants. A security byte stored at location 0x3FFF in EPROM address space can be used to lock the program memory from being read or written across the C2 interface. The lock byte can always be read regardless of the security settings. Table 11.2 shows the security byte decoding. See Figure 11.1 for the program memory map and security byte locations for each device.

Important Note: Once the security byte has been written, there are no means of unlocking the device. Locking memory from write access should be performed only after all other code has been successfully programmed to memory.

Bits	Description
7–4	Write Lock: Clearing any of these bits to logic 0 prevents all code memory from being written across the C2 interface.
3–0	<b>Read Lock:</b> Clearing any of these bits to logic 0 prevents all code memory from being read across the C2 interface.

## Table 11.2. Security Byte Decoding




Figure 11.1. EPROM Program Memory Map



## 11.3. Program Memory CRC

A CRC engine is included on-chip which provides a means of verifying EPROM contents once the device has been programmed. The CRC engine is available for EPROM verification even if the device is fully read and write locked, allowing for verification of code contents at any time.

The CRC engine is operated through the C2 debug and programming interface, and performs 16-bit CRCs on individual 256-Byte blocks of program memory, or a 32-bit CRC the entire memory space. To prevent hacking and extrapolation of security-locked source code, the CRC engine will only allow CRCs to be performed on contiguous 256-Byte blocks beginning on 256-Byte boundaries (lowest 8-bits of address are 0x00). For example, the CRC engine can perform a CRC for locations 0x0400 through 0x04FF, but it cannot perform a CRC for locations 0x0401 through 0x0500, or on block sizes smaller or larger than 256 Bytes.

#### 11.3.1. Performing 32-bit CRCs on Full EPROM Content

A 32-bit CRC on the enter EPROM space is initiated by writing to the CRC1 byte over the C2 interface. The CRC calculation begins at address 0x0000, and ends at the end of user EPROM space. The EPBusy bit in register C2ADD will be set during the CRC operation, and cleared once the operation is complete. The 32-bit results will be available in the CRC3-0 registers. CRC3 is the MSB, and CRC0 is the LSB. The polynomial used for the 32-bit CRC calculation is 0x04C11DB7. Note: If a 16-bit CRC has been performed since the last device reset, a device reset should be initiated before performing a 32-bit CRC operation.

#### 11.3.2. Performing 16-bit CRCs on 256-Byte EPROM Blocks

A 16-bit CRC of individual 256-byte blocks of EPROM can be initiated by writing to the CRC0 byte over the C2 interface. The value written to CRC0 is the high byte of the beginning address for the CRC. For example, if CRC0 is written to 0x02, the CRC will be performed on the 256-bytes beginning at address 0x0200, and ending at address 0x2FF. The EPBusy bit in register C2ADD will be set during the CRC operation, and cleared once the operation is complete. The 16-bit results will be available in the CRC1-0 registers. CRC1 is the MSB, and CRC0 is the LSB. The polynomial for the 16-bit CRC calculation is 0x1021.




## 12. External RAM

The C8051T61x devices include 1024 bytes of RAM mapped into the external data memory space. All of these address locations may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using MOVX indirect addressing mode. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN as shown in SFR Definition 12.1).

For a 16-bit MOVX operation (@DPTR), the upper 6-bits of the 16-bit external data memory address word are "don't cares." As a result, the 1024 byte RAM is mapped modulo style over the entire 64 k external data memory address range. For example, the XRAM byte at address 0x0000 is shadowed at addresses 0x0400, 0x0800, 0x0C00, 0x1000, etc. This is a useful feature when performing a linear memory fill, as the address pointer doesn't have to be reset when reaching the RAM block boundary.

### SFR Definition 12.1. EMI0CN: External Memory Interface Control





## 13. Oscillators

C8051T61x devices include a programmable internal oscillator and an external oscillator drive circuit. The internal oscillator can be enabled/disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 13.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or a scaled version of the internal oscillator. The internal oscillator's electrical specifications are given in Table 13.1 on page 112.




Figure 13.1. Oscillator Diagram


#### 13.1. Calibrated Internal Oscillator

All C8051T61x devices include a calibrated internal oscillator that defaults as the system clock after a system reset. The oscillator is factory calibrated to obtain a 24.5 MHz frequency at room temperature, using the OSCICL register.

Electrical specifications for the precision internal oscillator are given in Table 13.1 on page 112. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN. The divide value defaults to 8 following a reset.



### SFR Definition 13.1. OSCICL: Internal Oscillator Calibration



### SFR Definition 13.2. OSCICN: Internal Oscillator Control

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
IOSCE	N IFRDY	-	-	-	-	IFCN1	IFCN0	11000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xB2
	IOSCEN: Int 0: Internal O 1: Internal O IFRDY: Inter 0: Internal O 1: Internal O UNUSED. R IFCN1-0: Int 00: SYSCLK 01: SYSCLK 10: SYSCLK 11: SYSCLK	scillator Dis scillator Ena nal Oscillator scillator is r scillator is r ead = 0000 ernal Oscilla derived fro derived fro derived fro	abled. abled. or Frequence ot running unning at p b, Write = c ator Freque m Internal m Internal m Internal	cy Ready Fl at programmed lon't care. ency Control Oscillator di Oscillator di Oscillator di	ned frequer frequency. Bits. vided by 8. vided by 4. vided by 2.			



### SFR Definition 13.3. CLKSEL: Clock Select

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Reserve	d Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CLKSL0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0xA9
Bits7–1:	Reserved. R	ead = 0000	000b, Must	t Write = 00	0000.			0249

#### Table 13.1. Internal Oscillator Electrical Characteristics

Parameter	Conditions	Min	Тур	Max	Units
Internal Oscillator Frequency		24	24.5	25	MHz
Internal Oscillator Supply Current (from V <sub>DD</sub> )	OSCICN.7 = 1	_	450	_	μA
Supply Sensitivity	Constant Temperature	_	0.2	—	%/V
Temperature Sensitivity	Constant Supply	—	45	—	ppm/°C

 $V_{DD}$  = 1.8 to 3.6 V; –40 to +85 °C unless otherwise specified.



#### 13.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external capacitor or RC network. A CMOS clock may also provide a clock input. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the EXTCLK pin as shown in Option 1, 2, or 3 of Figure 13.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 13.4).

**Important Note on External Oscillator Usage:** The EXTCLK pin must be configured when using an external oscillator circuit. The Port I/O Crossbar should be configured to skip the Port pin used by the oscillator circuit; see Section "14.1. Priority Crossbar Decoder" on page 118 for Crossbar configuration. Additionally, when using the external oscillator circuit in capacitor or RC mode, the associated Port pin should be configured as an **analog input**. In CMOS clock mode, the associated pin should be configured as a **digital input**. See Section "14.2. Port I/O Initialization" on page 120 for details on Port input mode selection.

#### 13.3. System Clock Selection

The CLKSL0 bit in register CLKSEL selects which oscillator is used as the system clock. CLKSL0 must be set to '1' for the system clock to run from the external oscillator; however the external oscillator may still clock certain peripherals (timers, PCA) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal and external oscillator, so long as the selected oscillator is enabled and has settled. The internal oscillator requires little start-up time and may be selected as the system clock immediately following the OSCICN write that enables the internal oscillator. An external CMOS clock may require a certain amount of settling time or power-on time, as specified in the manufacturer's data sheet. RC and C modes typically require no startup time.



### SFR Definition 13.4. OSCXCN: External Oscillator Control

R	R/W	R/W	R/W	R	R/W	R/W	R/W	Reset Value
-	XOSCMD2 X	(OSCMD1	XOSCMD0	-	XFCN2	XFCN1	XFCN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xB1
Bit7:	Unused. Read	= 0b, Write	e = don't car	e.				
Bits6–4:	XOSCMD2-0:	External O	scillator Mod	le Bits.				
	00x: External (							
	010: External (							
	011: External (							
	100: RC Oscill							
	101: Capacitor		wode with a	ivide by	z stage.			
Bit3:	11x: Reserved Unused. Read		a – don't car	•				
Bits2–0:					ol Rite			
DII32-0.	000-111: See t		•		of Dits.			
	XFCN	RC	(XOSCMD =	= 10x)		XOSCMD =		
	000		f≤25 kHz		k	(Factor = 0	.87	
	001	25	$kHz < f \le 50$	kHz		K Factor = 2		]
	010	50 H	$Hz < f \le 100$	) kHz		K Factor = 7	7.7	
	011	100	$kHz < f \le 20$	0 kHz		K Factor = 2	22	
	100	200	$kHz < f \le 40$	0 kHz		K Factor = 6	65	
	101	400	$kHz < f \le 80$	0 kHz	ł	<pre>K Factor = 1</pre>	80	
	110	800	$kHz < f \le 1.6$	6 MHz	ł	<pre>K Factor = 6</pre>	64	
	111	1.6 M	$MHz < f \le 3.2$	2 MHz	K	Factor = 1	590	-
RC Mod	e (Circuit from F Choose XFCN	value to m	atch freque					
	f = 1.23(10 <sup>3</sup> ) /							
	f = frequency o		/Hz					
	C = capacitor							
	R = Pullup res	istor value	in KΩ					
	or Mode (Circuit	-	e 13.1, Opti			,		
Capacito	•	tor /// [] f		un iregue	ency desired	J.		
Capacito	Choose K Fac f = KF / (C x V	• •		·				
Capacito	Choose K Fac f = KF / (C x V f = frequency c	(DD), where of clock in N	/IHz	·				
Capacito	Choose K Fac f = KF / (C x V	(DD), where of clock in N value the E	/IHz XTCLK pin i	·				



#### 13.4. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 13.1, Option 2. The capacitor should be no greater than 100 pF; however, for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume  $V_{DD} = 3.0$  V and f = 150 kHz:

$$f = \frac{\mathsf{KF}}{\mathsf{C} \times \mathsf{V}_{\mathsf{DD}}}$$

0.150 MHz = 
$$\frac{\text{KF}}{\text{C} \times 3.0}$$

Since a frequency of roughly 150 kHz is desired, select the K Factor from SFR Definition 13.4 as KF = 22:

0.150 MHz = 
$$\frac{22}{C \times 3.0 \text{ V}}$$

 $C = \frac{22}{0.150 \text{ MHz} \times 3.0 \text{ V}}$ 

C = 48.8 pF

Therefore, the XFCN value to use in this example is 011b and C is approximately 50 pF.

#### 13.5. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 13.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let R = 246 k and C = 50 pF:

$$f = \frac{1.23 \times 10^3}{\text{R} \times \text{C}} = \frac{1.23 \times 10^3}{246 \times 50} = 100 \text{ kHz}$$

Referencing the table in SFR Definition 13.4, the required XFCN setting is 010b.




## 14. Port Input/Output

Digital and analog resources are available through 29 I/O pins (C8051T610/2/4), or 25 I/O pins (C8051T611/3/5), or 21 I/O pins (C8051T616/7). Port pins are organized as three byte-wide Ports and one 5-bit-wide (C8051T610/2/4) or 1-bit-wide (C8051T611/3/5) Port. In the C8051T616/7, the port pins are organized as one byte-wide Port, two 6-bit-wide Ports and one 1-bit-wide Port. Each of the Port pins can be defined as general-purpose I/O (GPIO) or analog input; Port pins P0.0-P2.3 can be assigned to one of the internal digital resources as shown in Figure 14.3. The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. The state of a Port I/O pin can always be read in the corresponding Port latch, regardless of the Crossbar settings.

The Crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder (Figure 14.3 and Figure 14.4). The registers XBR0 and XBR1, defined in SFR Definition 14.1 and SFR Definition 14.2, are used to select internal digital functions.

All Port I/Os are 5 V tolerant (refer to Figure 14.2 for the Port cell circuit). The Port I/O cells are configured as either push-pull or open-drain in the Port Output Mode registers (PnMDOUT, where n = 0,1,2,3). Complete Electrical Specifications for Port I/O are given in Table 14.1 on page 130.











Figure 14.2. Port I/O Cell Block Diagram



#### 14.1. Priority Crossbar Decoder

The Priority Crossbar Decoder (Figure 14.3) assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which is always at pins 4 and 5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. Additionally, the Crossbar will skip Port pins whose associated bits in the PnSKIP registers are set. The PnSKIP registers allow software to skip Port pins that are to be used for analog input, dedicated functions, or GPIO.


**Important Note on Crossbar Configuration:** If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding PnSKIP bit should be set. This applies to P0.0 if VREF is used, P0.3 if the external oscillator circuit is enabled, P0.6 if the ADC is configured to use the external conversion start signal (CNVSTR), and any selected ADC or Comparator inputs. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 14.3 shows the Crossbar Decoder priority with no Port pins skipped (P0SKIP, P1SKIP, P2SKIP = 0x00); Figure 14.4 shows the Crossbar Decoder priority with the P0.2 and P0.3 pins skipped (P0SKIP = 0x0C to skip P0.2 and P0.3).



Note: P1.6,P1.7,P2.6,P2.7 only available on the C8051T610/1/2/3/4/5; P1SKIP[7:6] should always be set to 11b for the C8051T616/7 devices.

### Figure 14.3. Crossbar Priority Decoder with No Pins Skipped





F Signals Special Function Signals are not assigned by the Crossbar. When these signals are enabled, the Crossbar must be manually configured to skip their corresponding port pins.

**\*Note:** NSS is only pinned out in 4-wire SPI mode.

Note: P1.6,P1.7,P2.6,P2.7 only available on the C8051T610/1/2/3/4/5; P1SKIP[7:6] should always be set to 11b for the C8051T616/7 devices.

#### Figure 14.4. Crossbar Priority Decoder with Two Pins Skipped

Registers XBR0 and XBR1 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when the UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.4; UART RX0 is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned.

**Important Note:** The SPI can be operated in either 3-wire or 4-wire modes, pending the state of the NSSMD1-NSSMD0 bits in register SPI0CN. According to the SPI mode, the NSS signal may or may not be routed to a Port pin.



#### 14.2. Port I/O Initialization

Port I/O initialization consists of the following steps:

- Step 1. Select the input mode (analog or digital) for all Port pins, using the Port Input Mode register (PnMDIN).
- Step 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port Output Mode register (PnMDOUT).
- Step 3. Select any pins to be skipped by the I/O Crossbar using the Port Skip registers (PnSKIP).
- Step 4. Assign Port pins to desired peripherals.
- Step 5. Enable the Crossbar (XBARE = '1').

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog inputs. When a pin is configured as an analog input, its weak pullup, digital driver, and digital receiver are disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however this practice is not recommended.

Additionally, all analog input pins should be configured to be skipped by the Crossbar (accomplished by setting the associated bits in PnSKIP). Port input mode is set in the PnMDIN register, where a '1' indicates a digital input, and a '0' indicates an analog input. All pins default to digital inputs on reset. See SFR Definition 14.4 for the PnMDIN register details.

The output driver characteristics of the I/O pins are defined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the PnMDOUT settings. When the WEAKPUD bit in XBR1 is '0', a weak pullup is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pullup is turned off on an output that is driving a '0' to avoid unnecessary power dissipation.

Registers XBR0 and XBR1 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR1 to '1' enables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard Port I/O (in input mode), regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table; as an alternative, the Configuration Wizard utility of the Silicon Labs IDE software will determine the Port I/O pin-assignments based on the XBRn Register settings.

The Crossbar must be enabled to use Port pins as standard Port I/O in output mode. Port output drivers are disabled while the Crossbar is disabled.



## SFR Definition 14.1. XBR0: Port I/O Crossbar Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP1AE	CP1E	CP0AE	CP0E	SYSCKE	SMB0E	SPI0E	URT0E	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE1
Bit7:	CP1AE: Cor	nparator1 A	synchrono	us Output E	nable			
	0: Asynchro	nous CP1 u	navailable	at Port pin.				
	1: Asynchro	nous CP1 ro	outed to Po	ort pin.				
Bit6:	CP1E: Com	parator1 Ou	tput Enable	е				
	0: CP1 unav	ailable at P	ort pin.					
	1: CP1 route	ed to Port pi	n.					
Bit5:	CP0AE: Cor	•		•	nable			
	0: Asynchro							
	1: Asynchro			•				
Bit4:	CP0E: Com		•	е				
	0: CP0 unav		•					
	1: CP0 route							
Bit3:	SYSCKE: /S		•					
	0: /SYSCLK							
	1: /SYSCLK			oin.				
Bit2:	SMB0E: SM							
	0: SMBus I/		•	oins.				
	1: SMBus I/		Port pins.					
Bit1:	SPI0E: SPI							
	0: SPI I/O ur		•					
	1: SPI I/O ro		•					
Bit0:	URTOE: UAI							
	0: UART I/O							
	1: UART TX	U, RXU rout	ea to Port	oins PU.4 an	a P0.5.			



### SFR Definition 14.2. XBR1: Port I/O Crossbar Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKPU	JD XBARE	T1E	T0E	ECIE		PCA0ME		00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0xE2
Bit7:	WEAKPUD: F	Port I/O Wea	ak Pullup D	isable.				
	0: Weak Pullu	ips enabled	(except fo	r Ports whos	e I/O are	configured a	as analog	input).
	1: Weak Pullu	•						
Bit6:	XBARE: Cros	sbar Enabl	e.					
	0: Crossbar d	isabled.						
	1: Crossbar e	nabled.						
Bit5:	T1E: T1 Enab							
	0: T1 unavaila		pin.					
	1: T1 routed t							
Bit4:	T0E: T0 Enab							
	0: T0 unavaila		pin.					
	1: T0 routed t	•						
Bit3:	ECIE: PCA0 E			Enable				
	0: ECI unavai		•					
	1: ECI routed							
Bits2–0:	PCA0ME: PC							
	000: All PCA			pins.				
	001: CEX0 ro		•					
	010: CEX0, C							
	011: CEX0, C	,			_			
	100: CEX0, C							
	101: CEX0, C		2, CEX3, C	EX4 routed t	o Port pin	S.		
	11x: RESERV	'ED.						

#### 14.3. General Purpose Port I/O


Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Ports3-0 are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SET, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.



#### SFR Definition 14.3. P0: Port0

R/W P0.7	R/W P0.6	R/W P0.5	R/W P0.4	R/W P0.3	R/W P0.2	R/W P0.1	R/W P0.0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit	addressable)	0x80
Bits7–0:	P0.[7:0] Write - Outpu 0: Logic Low 1: Logic High Read - Alwa pin when cou 0: P0.n pin is 1: P0.n pin is	o Output. n Output (hi ys reads '1' nfigured as s logic low.	gh impedar if selected digital input	nce if corres as analog ir	ponding PC	)MDOUT.n l	,	reads Port

#### SFR Definition 14.4. P0MDIN: Port0 Input Mode






### SFR Definition 14.5. P0MDOUT: Port0 Output Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xA4				
Bits7–0:	ter P0MDIN i 0: Correspon	Output Configuration Bits for P0.7–P0.0 (respectively): ignored if corresponding bit in regis- ter P0MDIN is logic 0. 0: Corresponding P0.n Output is open-drain. 1: Corresponding P0.n Output is push-pull.										
Note:	When SDA an P0MDOUT.	d SCL appe	ar on any of t	the Port I/O,	each are ope	en-drain rega	ardless of th	e value of				

### SFR Definition 14.6. P0SKIP: Port0 Skip






### SFR Definition 14.7. P1: Port1


0: Logic L 1: Logic F Read - Al pin when	R/W         R/W           P1.6         P1.5			R/W P1.1	R/W P1.0	Reset Value					
Write - Ou 0: Logic L 1: Logic F Read - Al pin when	Bit6 Bit5	Bit5 Bit4 Bit4	3 Bit2	Bit1	Bit0	SFR Address:					
Write - Or 0: Logic L 1: Logic F Read - Al pin when				(bi	t addressable)	0x90					
1: P1.n pi	(bit addressable) 0x90										

### SFR Definition 14.8. P1MDIN: Port1 Input Mode






### SFR Definition 14.9. P1MDOUT: Port1 Output Mode



### SFR Definition 14.10. P1SKIP: Port1 Skip






#### SFR Definition 14.11. P2: Port2


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bi	t addressable	e) 0xA0
	P2.[7:0] Write - Outpu 0: Logic Low 1: Logic High Read - Alway pin when cor 0: P2.n pin is 1: P2.n pin is	o Output. n Output (hi ys reads '1' nfigured as s logic low.	gh impedar if selected digital input	nce if corres as analog i	ponding P2	2MDOUT.n	,	reads Port

#### SFR Definition 14.12. P2MDIN: Port2 Input Mode






### SFR Definition 14.13. P2MDOUT: Port2 Output Mode



### SFR Definition 14.14. P2SKIP: Port2 Skip






#### SFR Definition 14.15. P3: Port3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	-	-	P3.4	P3.3	P3.2	P3.1	P3.0	11111111				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
						(bit	t addressable)	0xB0				
	Unused P3.[4:0] Write - Outp 0: Logic Low 1: Logic Higl Read - Alwa pin when con 0: P3.n pin is 1: P3.n pin is	y Output. n Output (hi ys reads '1' nfigured as s logic low.	gh impedar if selected digital input	nce if corres as analog i				reads Port				
Note:		Only P3.0–P3.4 are associated with Port pins on C8051T610/2/4 devices; Only P3.0 is associated with a Port pin on C8051T611/3/5/6/7 devices.										

#### SFR Definition 14.16. P3MDIN: Port3 Input Mode





## SFR Definition 14.17. P3MDOUT: Port3 Output Mode

R/W -	R/W -	R/W -	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xA7
Bits7–5: Bits4–0:	UNUSED. Re Output Config ter P3MDIN i 0: Correspon 1: Correspon	guration B s logic 0. ding P3.n	its for P3.4– Output is op	P3.0 (respe pen-drain.	ectively): ign	ored if corr	esponding	g bit in regis-
Note:	Only P3.0–P3. Port pin on C8			•	051T610/2/4	devices; Onl	ly P3.0 is a	ssociated with a

#### Table 14.1. Port I/O DC Electrical Characteristics

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	Units
	I <sub>OH</sub> = –3 mA, Port I/O push-pull	V <sub>DD</sub> -0.2	_	—	
Output High Voltage	I <sub>OH</sub> = −10 µA, Port I/O push-pull	V <sub>DD</sub> -0.1	—	—	V
	I <sub>OH</sub> = –10 mA, Port I/O push-pull	—	V <sub>DD</sub> -0.4	—	
	I <sub>OL</sub> = 8.5 mA	_		0.4	
Output Low Voltage	I <sub>OL</sub> = 10 μA	—	—	0.1	V
	I <sub>OL</sub> = 25 mA	—	0.6	—	
Input High Voltage		0.7xV <sub>DD</sub>	_	_	V
Input Low Voltage			—	0.6	V
Input Lookage Current	Weak Pullup Off	—	—	±1	
Input Leakage Current	Weak Pullup On, V <sub>IN</sub> = 0 V	—	25	40	μA



## 15. SMBus

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I2C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/10th of the system clock as a master or slave (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. Three SFRs are associated with the SMBus: SMB0CF configures the SMBus; SMB0CN controls the status of the SMBus; and SMB0DAT is the data register, used for both transmitting and receiving SMBus data and slave addresses.




Figure 15.1. SMBus Block Diagram



#### **15.1. Supporting Documents**

It is assumed the reader is familiar with or has access to the following supporting documents:

- The I2C-Bus and How to Use It (including specifications), Philips Semiconductor.
- The I2C-Bus Specification—Version 2.0, Philips Semiconductor.
- System Management Bus Specification—Version 1.1, SBS Implementers Forum.

#### 15.2. SMBus Configuration

Figure 15.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.




Figure 15.2. Typical SMBus Configuration

#### 15.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 15.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.



The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 15.3 illustrates a typical SMBus transaction.




Figure 15.3. SMBus Transaction

#### 15.3.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "15.3.4. SCL High (SMBus Free) Timeout" on page 134). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.



#### 15.3.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

#### 15.3.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.

#### 15.3.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 µs, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.



#### 15.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. When transmitting, this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data, this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See Section "15.5. SMBus Transfer Modes" on page 143 for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in Section "15.4.2. SMB0CN Control Register" on page 139; Table 15.4 provides a quick SMB0CN decoding reference.

SMBus configuration options include:

- Timeout detection (SCL Low Timeout and/or Bus Free Timeout)
- SDA setup and hold time extensions
- Slave event enable/disable
- Clock source selection

These options are selected in the SMB0CF register, as described in Section "15.4.1. SMBus Configuration Register" on page 136.



#### 15.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

SMBCS1	SMBCS0	SMBus Clock Source			
0	0	Timer 0 Overflow			
0	1	Timer 1 Overflow			
1	0	Timer 2 High Byte Overflow			
1	1	Timer 2 Low Byte Overflow			

The SMBCS1-0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 15.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "18. Timers" on page 170.

#### Equation 15.1. Minimum SCL High and Low Times

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 15.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 15.2.

### Equation 15.2. Typical SMBus Bit Rate

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$



Figure 15.4 shows the typical SCL generation described by Equation 15.2. Notice that  $T_{HIGH}$  is typically twice as large as  $T_{LOW}$ . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 15.1.




Figure 15.4. Typical SMBus SCL Generation

Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 15.2 shows the minimum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

EXTHOLD	Minimum SDA Setup Time	Minimum SDA Hold Time				
	T <sub>low</sub> – 4 system clocks					
0	OR	3 system clocks				
	1 system clock + s/w delay*					
1	11 system clocks	12 system clocks				
*Note: Setup Time for ACK bit transmissions and the MSB of all data transfers. The s/w delay occurs between the time SMB0DAT or ACK is written and when SI is cleared. Note that if SI is cleared in the same write that defines the outgoing ACK value, s/w delay is zero.						

Table 15.2. Minimum SDA Setup and Hold Times

With the SMBTOE bit set, Timer 3 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see Section "15.3.3. SCL Low Timeout" on page 134). The SMBus interface will force Timer 3 to reload while SCL is high, and allow Timer 3 to count when SCL is low. The Timer 3 interrupt service routine should be used to reset SMBus communication by disabling and re-enabling the SMBus.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see Figure 15.4). When a Free Timeout is detected, the interface will respond as if a STOP was detected (an interrupt will be generated, and STO will be set).



## SFR Definition 15.1. SMB0CF: SMBus Clock/Configuration

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Value		
ENSMB	INH	BUSY	EXTHOLD	SMBTOE	SMBFTE	SMBCS1	SMBCS0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xC1		
Bit7:	ENSMB: SM	IBus Enabl	e.							
	This bit enables/disables the SMBus interface. When enabled, the interface constantly mon-									
	itors the SD	A and SCL	pins.							
	0: SMBus in									
544	1: SMBus in									
Bit6:	INH: SMBus					4 <u>1 - 1</u>				
	When this bi									
	occur. This e not affected.	•	enioves life	SIVIDUS SIA		DUS. MASIE		nupis are		
	0: SMBus S		enabled							
	1: SMBus S									
Bit5:	BUSY: SMB									
	This bit is se	•		e when a tra	ansfer is in	progress. It	is cleared to	o logic 0		
	when a STC	P or free-ti	meout is sei	nsed.				-		
Bit4:	EXTHOLD:		•							
	This bit cont		•		•	to Table 15.	.2.			
	0: SDA Exte	•								
D'10	1: SDA Exte									
Bit3:	SMBTOE: S						ua faraga Ti	mor 2 to		
	This bit enal reload while									
	figured in sp									
	SCL is high.	•		· •						
	Timer 3 inter			-	-	•				
Bit2:	SMBFTE: S	•								
	When this bi	t is set to lo	gic 1, the bu	is will be co	nsidered fre	ee if SCL an	nd SDA rema	ain high for		
	more than 1			•						
Bits1–0:	SMBCS1-SI									
	These two bits select the SMBus clock source, which is used to generate the SMBus bit									
rate. The selected device should be configured according to Equation 15.1.										
	SMBCS1	SMBCS0		Bus Clock						
	0	0		imer 0 Ove						
	0	1		imer 1 Ove						
	1	0		2 High Byte 2 Low Byte						
	1	1	The second	<u> </u>						



#### 15.4.2. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see SFR Definition 15.2). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER and TXMODE indicate the master/slave state and transmit/receive modes, respectively.

STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a '1' to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a '1' to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 15.3 for more details.

**Important Note About the SI Bit:** The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

Table 15.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 15.4 for SMBus status decoding using the SMB0CN register.



### SFR Definition 15.2. SMB0CN: SMBus Control

R	R	R/W	R/W	R	R	R/W	R/W	Reset Value			
MASTEI		STA	STO	ACKRQ	ARBLOST	ACK	SI	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
Diti	Dito	Dito	DIL	Dito	DILZ	Ditt	(bit addressable)	0xC0			
								0,00			
Bit7:	MASTER: SI	MBus Mas	ster/Slave	Indicator.							
-	This read-only bit indicates when the SMBus is operating as a master. 0: SMBus operating in Slave Mode.										
	1: SMBus operating in Master Mode.										
Bit6:	TXMODE: S										
				n the SMB	us is operatin	g as a '	transmitter.				
	0: SMBus in										
	1: SMBus in										
Bit5:	STA: SMBus	Start Flag	g.								
	Write:	oporated									
	0: No Start g				ondition is tra	nemitte	ed if the bus is fr	oo (If the bus			
							or a timeout is d				
							will be generate	,			
	next ACK cy				,		Jener generation				
	Read:										
	0: No Start o	r repeated	d Start det	ected.							
	1: Start or re	-		ed.							
Bit4:	STO: SMBus	s Stop Fla	g.								
	Write:		:	44 a al							
	0: No STOP				ondition to be	traner	nitted after the r				
							STO to logic 0				
							a START condit				
	Read:	,				<b>,</b>		-			
	0: No Stop c	ondition d	etected.								
					e) or pending	(if in M	laster Mode).				
Bit3:	ACKRQ: SM		0	•							
		•	-			receive	d a byte and ne	eds the ACK			
Bit2:	bit to be write ARBLOST: S										
DILZ.						e arhitr	ation while oper	atina as a			
	transmitter. A							ating as a			
Bit1:	ACK: SMBus						oon allon.				
			0 0		d records inc	oming	ACK levels. It s	hould be writ-			
	ten each time	e a byte is	received	(when ACI	KRQ=1), or re	ead afte	er each byte is t	ransmitted.			
		-	" has beei	n received	(if in Transmi	tter Mo	de) OR will be t	ransmitted (if			
	in Receiver M										
		-	as been r	eceived (if	in Transmitte	r Mode	) OR will be trai	nsmitted (if in			
DitO	Receiver Mo	,	<u></u>								
Bit0:	SI: SMBus Ir	•	-	r the condi	tions listed in	Table '	15.3. SI must be	a cleared by			
					nd the SMBu						
			51, 50L 13			10 10 310					



Bit	Set by Hardware When	Cleared by Hardware When
MASTER	• A START is generated.	<ul> <li>A STOP is generated.</li> </ul>
MAGTER		<ul> <li>Arbitration is lost.</li> </ul>
	START is generated.	<ul> <li>A START is detected.</li> </ul>
TXMODE	<ul> <li>SMB0DAT is written before the start of an</li> </ul>	<ul> <li>Arbitration is lost.</li> </ul>
TANODE	SMBus frame.	<ul> <li>SMB0DAT is not written before the</li> </ul>
		start of an SMBus frame.
STA	A START followed by an address byte is	<ul> <li>Must be cleared by software.</li> </ul>
514	received.	
	<ul> <li>A STOP is detected while addressed as a</li> </ul>	<ul> <li>A pending STOP is generated.</li> </ul>
STO	slave.	
	Arbitration is lost due to a detected STOP.	
ACKRQ	<ul> <li>A byte has been received and an ACK</li> </ul>	<ul> <li>After each ACK cycle.</li> </ul>
ACIAIQ	response value is needed.	
	• A repeated START is detected as a MASTER	<ul> <li>Each time SI is cleared.</li> </ul>
	when STA is low (unwanted repeated START).	
ARBLOST	• SCL is sensed low while attempting to gener-	
ANDEOUT	ate a STOP or repeated START condition.	
	• SDA is sensed low while transmitting a '1'	
	(excluding ACK bits).	
ACK	The incoming ACK value is low (ACKNOWL-	<ul> <li>The incoming ACK value is high (NOT</li> </ul>
Nor	EDGE).	ACKNOWLEDGE).
	A START has been generated.	<ul> <li>Must be cleared by software.</li> </ul>
	Lost arbitration.	
	<ul> <li>A byte has been transmitted and an</li> </ul>	
SI	ACK/NACK received.	
01	<ul> <li>A byte has been received.</li> </ul>	
	• A START or repeated START followed by a	
	slave address + R/W has been received.	
	A STOP has been received.	

Table 15.3. Sources for Hardware Changes to SMB0CN



#### 15.4.3. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.

#### SFR Definition 15.3. SMB0DAT: SMBus Data

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xC2
Bits7–0:	SMB0DAT: S The SMB0D face or a byt from or write logic 1. The SI flag is not should not a	AT register e that has j to this regi serial data set, the sy	contains a ust been re ster whene in the regist stem may b	ceived on the ver the SI second the second s	ie SMBus s erial interru stable as lo	erial interfa pt flag (SMI ong as the S	ce. The CF B0CN.0) is I flag is set	PU can read set to t. When the



#### 15.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames; however, note that the interrupt is generated before the ACK cycle when operating as a receiver, and after the ACK cycle when operating as a transmitter.

#### 15.5.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 15.5 shows a typical Master Transmitter sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 15.5. Typical Master Transmitter Sequence



#### 15.5.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 (READ). Serial data is then received from the slave on SDA while the SMBus outputs the serial clock. The slave transmits one or more bytes of serial data. After each byte is received, ACKRQ is set to '1' and an interrupt is generated. Software must write the ACK bit (SMB0CN.1) to define the outgoing acknowledge value (Note: writing a '1' to the ACK bit generates an ACK; writing a '0' generates a NACK). Software should write a '0' to the ACK bit after the last byte is received, to transmit a NACK. The interface exits Master Receiver Mode after the STO bit is set and a STOP is generated. Note that the interface will switch to Master Transmitter Mode if SMB0DAT is written while an active Master Receiver. Figure 15.6 shows a typical Master Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.




Figure 15.6. Typical Master Receiver Sequence



#### 15.5.3. Slave Receiver Mode

Serial data is received on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode when a START followed by a slave address and direction bit (WRITE in this case) is received. Upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are received. Software must write the ACK bit after each received byte to ACK or NACK the received byte. The interface exits Slave Receiver Mode after receiving a STOP. Note that the interface will switch to Slave Transmitter Mode if SMB0DAT is written while an active Slave Receiver. Figure 15.7 shows a typical Slave Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.




Figure 15.7. Typical Slave Receiver Sequence



#### 15.5.4. Slave Transmitter Mode

Serial data is transmitted on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. Upon entering Slave Transmitter Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until a START is detected. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters Slave Transmitter Mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written to before SI is cleared (Note: an error condition may be generated if SMB0DAT is written following a received NACK while in Slave Transmitter Mode). The interface exits Slave Transmitter Mode after receiving a STOP. Note that the interface will switch to Slave Receiver Mode if SMB0DAT is not written following a Slave Transmitter interrupt. Figure 15.8 shows a typical Slave Transmitter sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 15.8. Typical Slave Transmitter Sequence



### 15.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. In the table below, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. Note that the shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed but do not conform to the SMBus specification.

	Valu	es F	Read	ł		as       Load slave address + R/W into         dress byte       Set STA to restart transfer.         ACK       Abort transfer.         ACK       Load next data byte into         SMB0DAT.       End transfer.         dress byte       End transfer with STOP.         End transfer with STOP and start another transfer.       Send repeated START.         Switch to Master Receiver Mode (clear SI without writing new data to SMB0DAT).       Acknowledge received byte; Read SMB0DAT.         Send NACK to indicate last byte, and send STOP.       Send NACK to indicate last byte, and send STOP.         was leested.       Send ACK followed by repeated START.         was leested.       Send ACK to indicate last byte, and send STOP followed by START.         Send ACK followed by repeated START.       Send ACK to indicate last byte, and send repeated START.         Send ACK followed by repeated START.       Send ACK followed by repeated START.         Send ACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).       Send NACK and switch to Master		/alue /ritte	
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STO	ACK
	1110	0	0	х	A master START was generated.	SMB0DAT.	0	0	х
					A master data or address byte			0	Х
tter		0	0	0	was transmitted; NACK Abort transfer.		0	1	Х
Master Transmitter							0	0	х
. Tra	1100					End transfer with STOP.	0	1	Х
/aster	1100	0	0	1	A master data or address byte was transmitted; ACK		1	1	х
~					received.	Send repeated START.	1	0	Х
			(clear SI without writing new data	0	0	x			
							0	0	1
						<b>3</b>	0	1	0
iver						and send STOP followed by	1	1	0
<mark>Master Receiver</mark>	1000	1	0	х	A master data byte was received; ACK requested.		1	0	1
<mark>/aster</mark>					received, Acit requested.		1	0	0
2						Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1
						Send NACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0

Table 15.4. SMBus Status Decoding



	Valu	es F	Read	ł				/alue Vritte	
Mode	Mode Status Vector ACKRQ ARBLOST ACK		ACK	Current SMbus State	Typical Response Options	STA	STO	ACK	
		0	0	0	A slave byte was transmitted; NACK received.	No action required (expecting STOP condition).	0	0	х
mitter	0100	0	0	1	A slave byte was transmitted; ACK received.	Load SMB0DAT with next data byte to transmit.	0	0	х
Slave Transmitter		0	1	х	A Slave byte was transmitted; error detected.	No action required (expecting Master to end transfer).	0	0	х
Slave	0101	0	x	x	An illegal STOP or bus error was detected while a Slave Transmission was in prog- ress.	No action required (transfer com- plete).	0	0	x
					A slave address was	Acknowledge received address.	0	0	1
		1	0	Х	received; ACK requested.	Do not acknowledge received address.	0	0	0
	0010					Acknowledge received address.	0	0	1
	0010	1	1	x	Lost arbitration as master; slave address received; ACK	Do not acknowledge received address.	0	0	0
					requested.	Reschedule failed transfer; do not acknowledge received address.		0	0
	0010	0	1	х	Lost arbitration while attempt-	Abort failed transfer.	0	0	Х
ver	0010	U	1		ing a repeated START.	Reschedule failed transfer.	1	0	Х
<mark>Recei</mark>		1	1	х	Lost arbitration while attempt- ing a STOP.	No action required (transfer com- plete/aborted).	0	0	0
Slave Receiver	0001	0	0	x	A STOP was detected while an addressed slave receiver or transmitter.	No action required (transfer com- plete).	0	0	x
		0	1	х	Lost arbitration due to a	Abort transfer.	0	0	Х
		0			detected STOP.	Reschedule failed transfer.	1	0	Х
		1	0	x	A slave byte was received;	Acknowledge received byte; Read SMB0DAT.	0	0	1
	0000				ACK requested.	Do not acknowledge received byte.	0	0	0
		1	1	х		Abort failed transfer.	0	0	0
					ting a data byte as master.	Reschedule failed transfer.	1	0	0

Table 15.4	SMBus	Status	Decoding	(Continued)
	ONIDUS	otatus	Decouning	(Continueu)




# 16. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "16.1. Enhanced Baud Rate Generation" on page 150). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).








#### 16.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 16.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.





Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "18.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 172). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, the external oscillator clock / 8, or an external input T1. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 16.1.

#### Equation 16.1. UART0 Baud Rate

$$UartBaudRate = \frac{T1_{CLK}}{(256 - T1H)} \times \frac{1}{2}$$

Where  $T1_{CLK}$  is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "18. Timers" on page 170. A quick reference for typical baud rates and system clock frequencies is given in Table 16.1. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1.



#### 16.2. Operational Modes

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown in Figure 16.3.




Figure 16.3. UART Interconnect Diagram

#### 16.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.




Figure 16.4. 8-Bit UART Timing Diagram



#### 16.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to '1'. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to '1'.




Figure 16.5. 9-Bit UART Timing Diagram



#### 16.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).




Figure 16.6. UART Multi-Processor Mode Interconnect Diagram




# SFR Definition 16.1. SCON0: Serial Port 0 Control

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
SOMODE		MCE0	REN0	TB80	RB80	TI0	RI0	01000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
							(bit addressable	e) 0x98				
Bit7:	SOMODE: S		•									
	This bit selects the UART0 Operation Mode.											
	0: 8-bit UART with Variable Baud Rate. 1: 9-bit UART with Variable Baud Rate.											
<b>-</b>												
	UNUSED. F											
Bit5:	MCE0: Mult	•				<b>• •</b>						
	The function		•		erial Port 0	Operatio	on Mode.					
	SOMODE =			•								
		ogic level o			4 in Innin In							
		RIO will only			•	ver 1.						
	SOMODE =				ns Enable.							
		ogic level o			rated only (	when the	ninth bit is log	nio 1				
Bit4:				upt is gene				gic I.				
DIL4.	REN0: Receive Enable. This bit enables/disables the UART receiver.											
	0: UART0 reception disabled.											
	1: UART0 reception disabled.											
Bit3:	TB80: Ninth Transmission Bit.											
Dito.	The logic level of this bit will be assigned to the ninth transmission bit in 9-bit UART Mode. It											
	is not used			•								
Bit2:	RB80: Ninth					inal o ao i	oquirou.					
				STOP bit i	n Mode 0: i	it is assio	ned the value	e of the 9th				
	data bit in N	•										
Bit1:	TI0: Transm		Flag.									
				ata has be	en transmit	ted by UA	ART0 (after th	e 8th bit in 8-				
							Mode). Whe					
	interrupt is e	enabled, se	tting this bi	t causes th	e CPU to v	ector to th	ne UART0 inte	errupt service				
	routine. Thi	s bit must b	e cleared r	nanually by	v software.							
Bit0:	RI0: Receiv	e Interrupt	Flag.									
							JART0 (set at s bit to '1' cau					
							cleared man					
	ware.		interrupt s			i nusi be		ually by Soll-				
	wale.											



### SFR Definition 16.2. SBUF0: Serial (UART0) Port Data Buffer





		Fre	Frequency: 24.5 MHz										
Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)							
230400	-0.32%	106	SYSCLK	XX	1	0xCB							
115200	-0.32%	212	SYSCLK	XX	1	0x96							
57600	0.15%	426	SYSCLK	XX	1	0x2B							
28800	-0.32%	848	SYSCLK / 4	01	0	0x96							
14400	0.15%	1704	SYSCLK / 12	00	0	0xB9							
9600	-0.32%	2544	SYSCLK / 12	00	0	0x96							
2400	-0.32%	10176	SYSCLK / 48	10	0	0x96							
1200	0.15%	20448	SYSCLK / 48	10	0	0x2B							

# Table 16.1. Timer Settings for Standard Baud RatesUsing the Internal Oscillator


X = Don't care

\*Note: SCA1–SCA0 and T1M bit definitions can be found in Section 18.1.



# 17. Enhanced Serial Peripheral Interface (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.







### 17.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

#### 17.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

#### 17.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

#### 17.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

#### 17.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

- NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-topoint communication between a master and one slave.
- NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.
- NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 17.2, Figure 17.3, and Figure 17.4 for typical connection diagrams of the various operational modes. **Note that the setting of NSSMD bits affects the pinout of the device.** When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "14. Port Input/Output" on page 116 for general purpose port I/O and crossbar information.



#### 17.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 17.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 17.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 17.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.






Figure 17.2. Multiple-Master Mode Connection Diagram




Figure 17.3. 3-Wire Single Master and Slave Mode Connection Diagram




Figure 17.4. 4-Wire Single Master and Slave Mode Connection Diagram



### 17.3. SPI0 Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer's contents after the last SCK edge of the next (or current) SPI transfer.

When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 17.4 shows a connection diagram between two slave devices in 4-wire slave mode and a master device.

3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. Figure 17.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

### 17.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

Note that all of the following bits must be cleared by software.

- 1. The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.
- 2. The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.
- 3. The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.
- 4. The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.



#### 17.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 17.5. For slave mode, the clock and data relationships are shown in Figure 17.6 and Figure 17.7. CKPHA must be set to '0' on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 17.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency.






Figure 17.5. Master Mode Data/Clock Timing













#### 17.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following register definitions.

### SFR Definition 17.1. SPI0CFG: SPI0 Configuration

R	R/W	R/W	R/W	R	R	R	R	Reset Value
SPIBSY		CKPHA	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xA1
Bit 7:	SPIBSY: SP							
	This bit is se			transfer is	n progress	(Master or	slave Mode	e).
Bit 6:	MSTEN: Ma				•			
	0: Disable m				e.			
Bit 5:	1: Enable ma CKPHA: SP		•	s a master.				
ыг э.	This bit cont			200				
	0: Data cent		•					
	1: Data cent		•	•	d *			
Bit 4:	CKPOL: SPI							
Dit 1.	This bit cont			arity.				
	0: SCK line l		•					
	1: SCK line I							
Bit 3:	SLVSEL: Sla	-		d only).				
	This bit is se	t to logic 1	whenever th	ne NSS pin	is low indica	ating SPI0 i	s the select	ed slave. It
	is cleared to	logic 0 whe	en NSS is h	igh (slave n	ot selected	). This bit de	oes not indi	cate the
	instantaneou	us value at t	he NSS pir	, but rather	a de-glitche	ed version of	of the pin in	put.
Bit 2:	NSSIN: NSS	S Instantane	ous Pin Inp	out (read on	y).			
	This bit mim	ics the insta	intaneous v	alue that is	present on	the NSS po	ort pin at the	e time that
	the register i							
Bit 1:	SRMT: Shift							
	This bit will b							
	and there is							
	receive buffe				byte is trar	nsferred to t	he shift reg	ister from
	the transmit							
	NOTE: SRM	-						
Bit 0:	RXBMT: Red							
	This bit will b							
	information.			ion available	e in the rece	eive buπer t	nat nas not	been read,
	this bit will re	•		Mode				
	NOTE: RXB	w = w e	in in waste	woue.				
*Note: In s	slave mode, da		is sampled ir	n the center c	f each data l	bit. In master	mode, data	on MISO is
	sampled one	SYSCI K hef	ore the end	of each data		e maximum «	settling time t	for the slave



# SFR Definition 17.2. SPI0CN: SPI0 Control


R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value		
SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres		
							(bit addressable	e) 0xF8		
it 7:	SPIF: SPI0 I	nterrupt Ela	ne							
	This bit is se		0	e at the end	l of a data tr	ansfer. If	interrupts are	e enabled.		
	setting this b									
	automatically									
sit 6:	WCOL: Write	e Collision	Flag.		-					
	This bit is se									
	been emptie									
	ignored, and			I not be writ	ten. It must	be cleare	d by software	Э.		
sit 5:	MODF: Mod		0			0 :	0			
	This bit is se									
	collision is de matically clea						i). This dit is	not auto-		
it 4:	RXOVRN: R					ale.				
IL <del>7</del> .						0 interrun	t) when the r	eceive buf-		
	This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when the receive buf- fer still holds unread data from a previous transfer and the last bit of the current transfer is									
	shifted into the SPI0 shift register. This bit is not automatically cleared by hardware. It must									
	be cleared b		-			,	,			
its 3–2:	NSSMD1-N	SSMD0: SI	ave Select l	Mode.						
	Selects betw									
	(See Section			•	ion" on page	e 159 and	Section "17.	3. SPI0		
	Slave Mode	•		,						
	00: 3-Wire S				•					
	01: 4-Wire S			•	,		•			
	1x: 4-Wire Si assume the	•		s signal is	mapped as	an output	from the dev	ice and will		
sit 1:	TXBMT: Trar									
nt I.	This bit will b			new data ha	s heen writt	ten to the	transmit buff	er When		
	data in the tr	•								
	indicating the							e to logio i,		
sit O:	SPIEN: SPIC			· · <b>,</b> · · · ·						
	This bit enab	les/disable	s the SPI.							
	0: SPI disabl									
	1: SPI enable	ed.								




### SFR Definition 17.3. SPI0CKR: SPI0 Clock Rate

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCR0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0xA2
fi c a	or master m	ode operat given in th <i>R</i> is the 8-b	ion. The SC e following ( it value hel	K clock free equation, w	quency is a here SYSC	divided ver LK is the sy	sion of the	s configured e system k frequency
	or 0 <= SPI( f SYSCLK =			= 0x04.				
$f_{SCK} =$ $f_{SCK} = 2$	$\frac{2000000}{2 \times (4+1)}$	)						

### SFR Definition 17.4. SPI0DAT: SPI0 Data








\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.







\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

## Figure 17.9. SPI Master Timing (CKPHA = 1)





\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.



# Figure 17.10. SPI Slave Timing (CKPHA = 0)

\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

### Figure 17.11. SPI Slave Timing (CKPHA = 1)



Parameter	Description	Min	Max	Units
Master Mode	Timing* (See Figure 17.8 and Figure 17.9)	L	I	1
т <sub>мскн</sub>	SCK High Time	1 x T <sub>SYSCLK</sub>		ns
T <sub>MCKL</sub>	SCK Low Time	1 x T <sub>SYSCLK</sub>		ns
T <sub>MIS</sub>	MISO Valid to SCK Shift Edge	1 x T <sub>SYSCLK</sub> + 20		ns
т <sub>мін</sub>	SCK Shift Edge to MISO Change	0		ns
Slave Mode T	iming* (See Figure 17.10 and Figure 17.11)	L	I	1
T <sub>SE</sub>	NSS Falling to First SCK Edge	2 x T <sub>SYSCLK</sub>		ns
T <sub>SD</sub>	Last SCK Edge to NSS Rising	2 x T <sub>SYSCLK</sub>		ns
T <sub>SEZ</sub>	NSS Falling to MISO Valid	—	4 x T <sub>SYSCLK</sub>	ns
T <sub>SDZ</sub>	NSS Rising to MISO High-Z	—	4 x T <sub>SYSCLK</sub>	ns
т <sub>скн</sub>	SCK High Time	5 x T <sub>SYSCLK</sub>	—	ns
T <sub>CKL</sub>	SCK Low Time	5 x T <sub>SYSCLK</sub>	—	ns
T <sub>SIS</sub>	MOSI Valid to SCK Sample Edge	2 x T <sub>SYSCLK</sub>	—	ns
T <sub>SIH</sub>	SCK Sample Edge to MOSI Change	2 x T <sub>SYSCLK</sub>	—	ns
т <sub>soh</sub>	SCK Shift Edge to MISO Change	—	4 x T <sub>SYSCLK</sub>	ns
T <sub>SLH</sub>	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	6 x T <sub>SYSCLK</sub>	8 x T <sub>SYSCLK</sub>	ns
*Note: T <sub>SYSCL</sub>	$_{\rm C}$ is equal to one period of the device system clock (S	YSCLK).	1	1

Table 17.1. SPI Slave Timing Parameters



# 18. Timers

Each MCU includes four counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and two are 16-bit auto-reload timer for use with the ADC, SMBus, or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 and Timer 3 offer 16-bit and split 8-bit timer functionality with auto-reload.

Timer 0 and Timer 1 Modes:	Timer 2 Modes:	Timer 3 Modes:		
13-bit counter/timer	16-bit timer with auto-reload	16-bit timer with auto-reload		
16-bit counter/timer				
8-bit counter/timer				
with auto-reload	Two 8-bit timers with auto-reload	Two 8-bit timers with auto-reload		
Two 8-bit counter/timers				
(Timer 0 only)				

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 18.3 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 and Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.

### 18.1. Timer 0 and Timer 1

Each timer is implemented as 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (SFR Definition 9.7. "IE: Interrupt Enable" on page 92); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register. Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

#### 18.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4–TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.



The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "14.1. Priority Crossbar Decoder" on page 118 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see SFR Definition 18.3).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is active as defined by bit IN0PL in register IT01CF (see SFR Definition 9.11. "IT01CF: INT0/INT1 Configuration" on page 96). Setting GATE0 to '1' allows the timer to be controlled by the external input signal /INT0 (see Section "9.3.5. Interrupt Register Descriptions" on page 92), facilitating pulse width measurements.

TR0	GATE0	/INT0	Counter/Timer						
0	Х	Х	Disabled						
1	0	Х	Enabled						
1	1	0	Disabled						
1	1	1	Enabled						
X = Don't C	X = Don't Care								

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register IT01CF (see SFR Definition 9.11. "IT01CF: INT0/INT1 Configuration" on page 96).




Figure 18.1. T0 Mode 0 Block Diagram



#### 18.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

#### 18.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is active as defined by bit IN0PL in register IT01CF (see Section "9.3.2. External Interrupts" on page 90 for details on the external input signals /INT0 and /INT1).




Figure 18.2. T0 Mode 2 Block Diagram



#### 18.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.




Figure 18.3. T0 Mode 3 Block Diagram

# SFR Definition 18.1. TCON: Timer Control

TF1	TR1					R/W	R/W				
D.117	IRI	TF0	TR0	IE1	IT1	IE0	IT0	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address			
						(bit	t addressable	e) 0x88			
Bit7:	TF1: Timer 1		•								
	Set by hardw										
	matically clea			ctors to the	Timer 1 inte	errupt servi	ce routine.				
	0: No Timer										
	1: Timer 1 ha										
Bit6:	TR1: Timer 1		OI.								
	0: Timer 1 dis 1: Timer 1 er										
Bit5:	TF0: Timer 0										
5110.	Set by hardw		•	flows This	flag can be	cleared by	v software l	hut is auto-			
	matically clea										
	0: No Timer (						001000000				
	1: Timer 0 ha										
Bit4:	TR0: Timer 0	Run Conti	ol.								
	0: Timer 0 di	sabled.									
	1: Timer 0 er	nabled.									
Bit3:	IE1: External	•									
	This flag is se										
	cleared by software but is automatically cleared when the CPU vectors to the External Inter-										
	rupt 1 service routine if IT1 = 1. When IT1 = 0, this flag is set to '1' when /INT1 is active as										
D:10.	defined by bit IN1PL in register IT01CF (see SFR Definition 9.11).										
Bit2:	IT1: Interrupt 1 Type Select.										
	This bit selects whether the configured /INT1 interrupt will be edge or level sensitive. /INT1 is configured active low or high by the IN1PL bit in the IT01CE register (acc SEP Definition										
	is configured active low or high by the IN1PL bit in the IT01CF register (see SFR Definition 9.11).										
	0: /INT1 is le	vel triggere	d								
	1: /INT1 is ed										
Bit1:	IE0: External										
	This flag is so			n edge/leve	el of type de	fined by ITC	) is detecte	d. It can be			
	cleared by so										
	rupt 0 service						nen /INT0 i	s active as			
	defined by bi			1CF (see S	FR Definitio	on 9.11).					
Bit0:	IT0: Interrupt										
	This bit selec										
	is configured	active low	or high by t	ne INUPL &	nt in register	TIUTCE (S	ee SFR De	emnition			
	9.11). 0: /INITO is lo	vol triggoro	d								
	0: /INT0 is le 1: /INT0 is ed										
	1. /1111015 60	ige niggere									



# SFR Definition 18.2. TMOD: Timer Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0x89	
Bit7:	0: Timer 1 1: Timer 1	enabled on	nen TR1 = 1 i ly when TR1	= 1 AND /IN			d by bit IN <sup>2</sup>	IPL in regis	
		•	Definition 9.1	1).					
Bit6:	C/T1: Cou								
			ner 1 increme						
		Function:	Timer 1 incre	mented by h	ign-to-low	transitions of	on external	input pin	
	(T1).	10. Timer 1	Mode Select						
Bilso-4:									
	These bits	select the	Timer 1 opera	ation mode.					
	T1M1	T1M0	Mode						
	0	0	Mode 0: 13-bit counter/timer						
	0	1	Mode 1: 16-bit counter/timer						
	1	0	Mode 2: 8-bit counter/timer with auto-reload						
	1	1	Mode 3: Timer 1 inactive						
Bit3:	GATE0: Timer 0 Gate Control.								
Bit3:									
Bit3:	0: Timer 0	enabled wh	nen TR0 = 1 i						
Bit3:	0: Timer 0 1: Timer 0	enabled wh enabled on	nen TR0 = 1 i ly when TR0	= 1 AND /I			d by bit IN(	)PL in regis	
	0: Timer 0 1: Timer 0 ter IT01CF	enabled wh enabled on (see SFR	nen TR0 = 1 i ly when TR0 Definition 9.1	= 1 AND /I			d by bit IN(	)PL in regis	
Bit3: Bit2:	0: Timer 0 1: Timer 0 ter IT01CF C/T0: Cou	enabled wh enabled on (see SFR nter/Timer \$	hen TR0 = 1 i ly when TR0 Definition 9.1 Select.	= 1 AND /IN 1).	IT0 is activ	e as define		C	
	0: Timer 0 1: Timer 0 ter IT01CF C/T0: Cour 0: Timer Fr	enabled wh enabled on (see SFR nter/Timer S unction: Tin	hen TR0 = 1 i ly when TR0 Definition 9.1 Select. her 0 increme	= 1 AND /IN 1). ented by cloo	IT0 is activ	e as define	CKCON.3	).	
	0: Timer 0 1: Timer 0 ter IT01CF C/T0: Cour 0: Timer Fi 1: Counter	enabled wh enabled on (see SFR nter/Timer S unction: Tin	hen TR0 = 1 i ly when TR0 Definition 9.1 Select.	= 1 AND /IN 1). ented by cloo	IT0 is activ	e as define	CKCON.3	).	
Bit2:	0: Timer 0 1: Timer 0 ter IT01CF C/T0: Cour 0: Timer Fr 1: Counter (T0).	enabled wh enabled on (see SFR nter/Timer S unction: Tin Function:	hen TR0 = 1 i ly when TR0 Definition 9.1 Select. her 0 increme Fimer 0 incre	= 1 AND /IN 1). ented by cloo mented by h	IT0 is activ	e as define	CKCON.3	).	
Bit2:	0: Timer 0 1: Timer 0 ter IT01CF C/T0: Cour 0: Timer Fi 1: Counter (T0). T0M1-T0M	enabled wh enabled on (see SFR hter/Timer S unction: Tim Function: T 10: Timer 0	hen TR0 = 1 i ly when TR0 Definition 9.1 Select. her 0 increme limer 0 increme Mode Select	= 1 AND /IN 1). ented by cloo mented by h t.	IT0 is activ	e as define	CKCON.3	).	
Bit2:	0: Timer 0 1: Timer 0 ter IT01CF C/T0: Cour 0: Timer Fi 1: Counter (T0). T0M1-T0M	enabled wh enabled on (see SFR hter/Timer S unction: Tim Function: T 10: Timer 0	hen TR0 = 1 i ly when TR0 Definition 9.1 Select. her 0 increme Fimer 0 incre	= 1 AND /IN 1). ented by cloo mented by h t.	IT0 is activ	e as define	CKCON.3	).	
Bit2:	0: Timer 0 1: Timer 0 ter IT01CF C/T0: Cour 0: Timer Fi 1: Counter (T0). T0M1-T0M	enabled wh enabled on (see SFR hter/Timer S unction: Tim Function: T 10: Timer 0	hen TR0 = 1 i ly when TR0 Definition 9.1 Select. her 0 increme limer 0 increme Mode Select	= 1 AND /IN 1). ented by cloo mented by h t.	NTO is activ	e as define	CKCON.3	).	
Bit2:	0: Timer 0 1: Timer 0 ter IT01CF C/T0: Courdon 0: Timer Find 1: Counter (T0). T0M1–T0M These bits	enabled wh enabled on (see SFR hter/Timer S unction: Tin Function: T 10: Timer 0 select the	hen TR0 = 1 i ly when TR0 Definition 9.1 Select. her 0 increme Fimer 0 increme Mode Select Timer 0 opera	= 1 AND /IN 1). ented by cloo mented by h t. ation mode.	NTO is activ ck defined l igh-to-low f de	e as define by TOM bit ( transitions c	CKCON.3	).	
Bit2:	0: Timer 0 1: Timer 0 ter IT01CF C/T0: Count 0: Timer Find 1: Counter (T0). T0M1–T0M These bits	enabled wh enabled on (see SFR nter/Timer S unction: Tim Function: 10: Timer 0 select the <b>T0M0</b>	hen TR0 = 1 i ly when TR0 Definition 9.1 Select. her 0 increme Fimer 0 increme Mode Select Timer 0 opera	= 1 AND /IN 1). ented by cloo mented by h t. ation mode. <b>Mo</b>	NTO is activ ck defined l igh-to-low f de counter/tin	e as defined by TOM bit ( transitions o	CKCON.3	).	
Bit2:	0: Timer 0 1: Timer 0 ter IT01CF C/T0: Courdon 0: Timer Find 1: Counter (T0). T0M1–T0M These bits T0M1 0	enabled wh enabled on (see SFR nter/Timer S unction: Tim Function: T 10: Timer 0 select the TOM0 0	hen TR0 = 1 i ly when TR0 Definition 9.1 Select. her 0 increme Timer 0 increme Mode Select Timer 0 opera	= 1 AND /IN 1). ented by cloo mented by h t. ation mode. <u>Mo</u> ode 0: 13-bit	NTO is activ ck defined l igh-to-low f de counter/tin counter/tin	e as defined by TOM bit ( transitions of her	CKCON.3	).	




# SFR Definition 18.3. CKCON: Clock Control


	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
ТЗМН	T3ML	T2MH	T2ML	T1M	TOM	SCA1	SCA0	0000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0x8E	
Bit7:	T3MH: Time This bit seled bit timer mod 0: Timer 3 hi	cts the clock de. T3MH is	k supplied to ignored if T	o the Timer Timer 3 is ir	any other	mode.	-	ed in split 8-	
Bit6:	<ol> <li>Timer 3 high byte uses the system clock.</li> <li>T3ML: Timer 3 Low Byte Clock Select.</li> <li>This bit selects the clock supplied to Timer 3. If Timer 3 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer.</li> <li>Timer 3 low byte uses the clock defined by the T3XCLK bit in TMR3CN.</li> </ol>								
Bit5:	1: Timer 3 lo T2MH: Time This bit selec bit timer mod	w byte uses r 2 High By cts the clocl de. T2MH is	s the system te Clock Sel < supplied to s ignored if T	n clock. lect. o the Timer Timer 2 is ir	2 high byte any other	e if Timer 2 i mode.	s configure	ed in split 8-	
Bit4:	<ul> <li>0: Timer 2 high byte uses the clock defined by the T2XCLK bit in TMR2CN.</li> <li>1: Timer 2 high byte uses the system clock.</li> <li>T2ML: Timer 2 Low Byte Clock Select.</li> <li>This bit selects the clock supplied to Timer 2. If Timer 2 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer.</li> <li>0: Timer 2 low byte uses the clock defined by the T2XCLK bit in TMR2CN.</li> </ul>								
Bit3:	<ol> <li>1: Timer 2 low byte uses the system clock.</li> <li>T1M: Timer 1 Clock Select.</li> <li>This select the clock source supplied to Timer 1. T1M is ignored when C/T1 is set to logic 1.</li> <li>0: Timer 1 uses the clock defined by the prescale bits, SCA1-SCA0.</li> <li>1: Timer 1 uses the system clock.</li> </ol>								
Bit2:	T0M: Timer 0 Clock Select. This bit selects the clock source supplied to Timer 0. T0M is ignored when C/T0 is set to logic 1. 0: Counter/Timer 0 uses the clock defined by the prescale bits, SCA1-SCA0.								
					IC DICOUDIC		50A0.		
Bits1–0:	1: Counter/T SCA1-SCA0 These bits co to use presc	imer 0 uses : Timer 0/1 ontrol the di	Prescale Bi	i clock. ts.	·	er 0 and/or	Timer 1 if	configured	
Bits1–0:	1: Counter/T SCA1-SCA0 These bits co	imer 0 uses : Timer 0/1 ontrol the di aled clock i	Prescale Bi	i clock. ts.	blied to Tim	er 0 and/or	Timer 1 if	configured	
Bits1–0:	1: Counter/T SCA1-SCA0 These bits co to use presc	imer 0 uses : Timer 0/1 ontrol the di aled clock i	Prescale Bi vision of the nputs.	n clock. ts. e clock sup	blied to Tim			configured	
Bits1–0:	1: Counter/T SCA1-SCA0 These bits co to use presc SCA1	imer 0 uses : Timer 0/1 ontrol the di aled clock in SC	Prescale Bi vision of the nputs.	i clock. ts. e clock sup	blied to Tim Presca ystem cloc	led Clock	/ 12	configured	
Bits1–0:	1: Counter/T SCA1-SCA0 These bits co to use presc SCA1 0	imer 0 uses : Timer 0/1 ontrol the di aled clock in SC	Prescale Bi vision of the nputs.	n clock. ts. e clock sup S	Presca Presca ystem cloc System cloc ystem cloc	<b>led Clock</b> k divided by	/ 12 y 4 / 48	configured	




### SFR Definition 18.4. TL0: Timer 0 Low Byte



### SFR Definition 18.5. TL1: Timer 1 Low Byte




## SFR Definition 18.6. TH0: Timer 0 High Byte





# SFR Definition 18.7. TH1: Timer 1 High Byte



#### 18.2. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 2 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

#### 18.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 18.4, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x00.




Figure 18.4. Timer 2 16-Bit Mode Block Diagram



#### 18.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in Figure 18.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

T2MH	T2XCLK	TMR2H Clock
		Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

T2ML	T2XCLK	TMR2L Clock Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

Note: External clock divided by 8 is synchronized with the system clock, and the external clock must be less than or equal to the system clock to operate in this mode.

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.




Figure 18.5. Timer 2 8-Bit Mode Block Diagram




# SFR Definition 18.8. TMR2CN: Timer 2 Control


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
TF2H	TF2L	TF2LEN	-	T2SPLIT	TR2	-	T2XCLK	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address		
						(bit	addressable)	0xC8		
Bit7:	TF2H: Timer									
	Set by hardware when the Timer 2 high byte overflows from 0xFF to 0x00. In 16 bit mode, this will occur when Timer 2 overflows from 0xFFFF to 0x0000. When the Timer 2 interrupt is									
	enabled, set									
<b>.</b>	TF2H is not		•	•	and must b	be cleared b	by software			
Bit6:	TF2L: Timer				a (		00.14/			
	Set by hardw									
	set, an interr									
	will set wher	•		s regardless	of the Time	er 2 mode.	i nis dit is n	ot automat-		
D:46.	ically cleared			at Enchla						
Bit5:	TF2LEN: Tir				rrunto lf T		ot and Time	r 2 intor		
	This bit enables/disables Timer 2 Low Byte interrupts. If TF2LEN is set and Timer 2 inter- rupts are enabled, an interrupt will be generated when the low byte of Timer 2 overflows.									
	This bit shou							emows.		
						it moue.				
	0: Timer 2 Low Byte interrupts disabled. 1: Timer 2 Low Byte interrupts enabled.									
Bit4:	UNUSED, R		•							
Bit3:										
Dito:	T2SPLIT: Timer 2 Split Mode Enable. When this bit is set, Timer 2 operates as two 8-bit timers with auto-reload.									
	0: Timer 2 o									
	1: Timer 2 o									
Bit2:	TR2: Timer									
	This bit enat	oles/disables	s Timer 2. I	n 8-bit mode	e, this bit er	nables/disal	oles TMR2H	I only;		
	TMR2L is al							•		
	0: Timer 2 di	isabled.								
	1: Timer 2 e	nabled.								
Bit1:	UNUSED. R	ead = 0b. W	/rite = don't	t care.						
Bit0:	T2XCLK: Tir	ner 2 Exterr	al Clock S	elect.						
	This bit sele									
	selects the e									
	Select bits (					be used to	select betv	veen the		
	external cloc									
	0: Timer 2 e									
	1: Timer 2 e						Note that th	e external		
	oscillator so	urce divided	bv 8 is svr	hchronized v	vith the svs	tem clock				




#### SFR Definition 18.9. TMR2RLL: Timer 2 Reload Register Low Byte



#### SFR Definition 18.10. TMR2RLH: Timer 2 Reload Register High Byte




## SFR Definition 18.11. TMR2L: Timer 2 Low Byte





## SFR Definition 18.12. TMR2H Timer 2 High Byte




#### 18.3. Timer 3

Timer 3 is a 16-bit timer formed by two 8-bit SFRs: TMR3L (low byte) and TMR3H (high byte). Timer 3 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T3SPLIT bit (TMR3CN.3) defines the Timer 3 operation mode.

Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 3 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

#### 18.3.1. 16-bit Timer with Auto-Reload

When T3SPLIT (TMR3CN.3) is zero, Timer 3 operates as a 16-bit timer with auto-reload. Timer 3 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 3 reload registers (TMR3RLH and TM32RLL) is loaded into the Timer 3 register as shown in Figure 18.4, and the Timer 3 High Byte Overflow Flag (TMR3CN.7) is set. If Timer 3 interrupts are enabled, an interrupt will be generated on each Timer 3 overflow. Additionally, if Timer 3 interrupts are enabled and the TF3LEN bit is set (TMR3CN.5), an interrupt will be generated each time the lower 8 bits (TMR3L) overflow from 0xFF to 0x000.







#### 18.3.2. 8-bit Timers with Auto-Reload

When T3SPLIT is set, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 18.5. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bit (T3XCLK in TMR3CN), as follows:

T3MH	T3XCLK	TMR3H Clock
		Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

T3ML	T3XCLK	TMR3L Clock Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

Note: External clock divided by 8 is synchronized with the system clock, and the external clock must be less than or equal to the system clock to operate in this mode.

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.




Figure 18.7. Timer 3 8-Bit Mode Block Diagram




## SFR Definition 18.13. TMR3CN: Timer 3 Control


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
TF3H	TF3L	TF3LEN	-	T3SPLIT	TR3	-	T3XCLK	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0x91				
Bit7:	TF3H: Timer Set by hardv	vare when the	ne Timer 3	high byte ov								
	this will occu enabled, set TF3H is not	ting this bit o	causes the	CPU to vec	tor to the T	imer 3 inter	rupt service	e routine.				
Bit6:	TF3L: Timer				anu must i		by Sollware					
5110.	Set by hardv			•	orflows from	n OvEE to O	1x00 When	this hit is				
	set, an interr											
	will set when						•					
	ically cleared			eregaratee								
Bit5:	TF3LEN: Tin			ot Enable.								
					errupts. If T	F3LEN is s	et and Time	er 3 inter-				
	This bit enables/disables Timer 3 Low Byte interrupts. If TF3LEN is set and Timer 3 interrupts are enabled, an interrupt will be generated when the low byte of Timer 3 overflows.											
	This bit should be cleared when operating Timer 3 in 16-bit mode.											
	0: Timer 3 Low Byte interrupts disabled.											
	1: Timer 3 Lo		•									
Bit4:	UNUSED. R											
Bit3:	T3SPLIT: Tir											
	When this bi	•			bit timers v	vith auto-re	load.					
	0: Timer 3 op		•									
	1: Timer 3 or											
Bit2:	TR3: Timer 3											
	This bit enab			n 8-bit mode	e, this bit er	nables/disa	bles TMR3	H only;				
	TMR3L is alv				,							
	0: Timer 3 di	•										
	1: Timer 3 er	nabled.										
Bit1:	UNUSED. R	ead = 0b. W	/rite = don'	t care.								
Bit0:	T3XCLK: Tin	ner 3 Extern	al Clock S	elect.								
	This bit selee	cts the exter	nal clock s	ource for Tir	ner 3. If Tir	ner 3 is in 8	B-bit mode,	this bit				
	selects the e	external osci	llator clock	source for b	oth timer b	ytes. Howe	ever, the Tir	ner 3 Clock				
	Select bits (7	T3MH and T	3ML in rec	ister CKCO	N) may still	be used to	select bety	veen the				
	external cloc											
	0: Timer 3 ex					ded by 12.						
	1: Timer 3 ex	xternal clock	selection	is the extern	al clock div	vided by 8.	Note that th	e external				
	oscillator sou											



#### SFR Definition 18.14. TMR3RLL: Timer 3 Reload Register Low Byte



## SFR Definition 18.15. TMR3RLH: Timer 3 Reload Register High Byte




## SFR Definition 18.16. TMR3L: Timer 3 Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x94
	TMR3L: Tim In 16-bit moo TMR3L cont	le, the TMR	3L register		e low byte o	f the 16-bit <sup>-</sup>	Timer 3. lı	n 8-bit mode,



### SFR Definition 18.17. TMR3H Timer 3 High Byte





## 19. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and five 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "14.1. Priority Crossbar Decoder" on page 118 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "19.2. Capture/Compare Modules" on page 189). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 19.1

**Important Note:** The PCA Module 4 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See Section 19.3 for details.




Figure 19.1. PCA Block Diagram




#### **19.1. PCA Counter/Timer**

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 19.1. **Note that in 'External oscillator source divided by 8' mode, the external oscillator source is synchronized with the system clock, and must have a frequency less than or equal to the system clock.** 

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External oscillator source divided by 8*
*Note: Ex	ternal oscill	ator source	divided by 8 is synchronized with the system clock.








#### 19.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 19.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1. See Figure 19.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
х	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
х	Х	0	1	0	0	0	х	Capture triggered by negative edge on CEXn
Х	Х	1	1	0	0	0	х	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	Х	Software Timer
Х	1	0	0	1	1	0	Х	High Speed Output
Х	1	0	0	Х	1	1	Х	Frequency Output
0	1	0	0	Х	0	1	Х	8-Bit Pulse Width Modulator
1	1	0	0	Х	0	1	Х	16-Bit Pulse Width Modulator
X = Don'	t Care							

#### Table 19.2. PCA0CPM Register Settings for PCA Capture/Compare Modules







#### 19.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/ timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.




Figure 19.4. PCA Capture Mode Diagram

Note: The CEXn input signal must remain high or low for at least 2 system clock cycles in order to be valid.



#### 19.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 19.5. PCA Software Timer Mode Diagram



#### 19.2.3. High-Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 19.6. PCA High Speed Output Mode Diagram



#### 19.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 19.1, where  $F_{PCA}$  is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD.

#### **Equation 19.1. Square Wave Frequency Output**

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.




Figure 19.7. PCA Frequency Output Mode



#### 19.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 19.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 19.2.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

#### Equation 19.2. 8-Bit PWM Duty Cycle

 $DutyCycle = \frac{(256 - PCA0CPHn)}{256}$ 

Using Equation 19.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.




Figure 19.8. PCA 8-Bit PWM Mode Diagram



#### 19.2.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 19.3.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

#### Equation 19.3. 16-Bit PWM Duty Cycle

 $DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$ 

Using Equation 19.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.




Figure 19.9. PCA 16-Bit PWM Mode



#### 19.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 4. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH4) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.


With the WDTE bit set in the PCA0MD register, Module 4 operates as a watchdog timer (WDT). The Module 4 high byte is compared to the PCA counter high byte; the Module 4 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.

#### 19.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 4 is forced into software timer mode.
- Writes to the Module 4 mode register (PCA0CPM4) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH4 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH4. Upon a PCA0CPH4 write, PCA0H plus the offset held in PCA0CPL4 is loaded into PCA0CPH4 (See Figure 19.10).



#### Figure 19.10. PCA Module 4 with Watchdog Timer Enabled



Note that the 8-bit offset held in PCA0CPH4 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 19.4, where PCA0L is the value of the PCA0L register at the time of the update.

### Equation 19.4. Watchdog Timer Offset in PCA Clocks

 $Offset = (256 \times PCA0CPL4) + (256 - PCA0L)$ 

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH4 and PCA0H. Software may force a WDT reset by writing a '1' to the CCF4 flag (PCA0CN.4) while the WDT is enabled.

#### 19.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a '0' to the WDTE bit.
- Select the desired PCA clock source (with the CPS2-CPS0 bits).
- Load PCA0CPL4 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to '1'.
- Write a value to PCA0CPH4 to reload the WDT.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL4 defaults to 0x00. Using Equation 19.4, this results in a WDT timeout interval of 256 system clock cycles. Table 19.3 lists some example timeout intervals for typical system clocks.



System Clock (Hz)	PCA0CPL4	Timeout Interval (ms)
24,500,000	255	32.1
24,500,000	128	16.2
24,500,000	32	4.1
18,432,000	255	42.7
18,432,000	128	21.5
18,432,000	32	5.5
11,059,200	255	71.1
11,059,200	128	35.8
11,059,200	32	9.2
3,062,500 <sup>2</sup>	255	257
3,062,500 <sup>2</sup>	128	129.5
3,062,500 <sup>2</sup>	32	33.1
32,000	255	24576
32,000	128	12384
32,000	32	3168
Notes: 1. Assumes SYSCLK / value of 0x00 at the		k source, and a PCA0L

## Table 19.3. Watchdog Timer Timeout Intervals

value of 0x00 at the update time.

2. Internal oscillator reset frequency.



#### **19.4. Register Descriptions for PCA**

Following are detailed descriptions of the special function registers related to the operation of the PCA.

## SFR Definition 19.1. PCA0CN: PCA Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
Diti	Bito	Dito	Ditt	Dito	DILZ		it addressable					
						(D		) 0,00				
Bit7:	CF: PCA Co	unter/Time	r Overflow F	Flag								
Ditt :				•	overflows f	rom 0xFFF	F to 0x000	D. When the				
	Set by hardware when the PCA Counter/Timer overflows from 0xFFFF to 0x0000. When the Counter/Timer Overflow (CF) interrupt is enabled, setting this bit causes the CPU to vector											
	to the PCA interrupt service routine. This bit is not automatically cleared by hardware and											
	must be clea	•				,	,					
Bit6:	CR: PCA Co	ounter/Time	er Run Conti	rol.								
	This bit enab	oles/disable	es the PCA	Counter/Tin	ner.							
	0: PCA Cour	nter/Timer	disabled.									
	1: PCA Cour											
Bit5:	UNUSED. R											
Bit4:	CCF4: PCA		•									
	This bit is set by hardware when a match or capture occurs. When the CCF4 interrupt is enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This											
		•						outine. This				
D:40.	bit is not aut	•	•		id must be o	cleared by	software.					
Bit3:	CCF3: PCA		•			na \A/hanath	- CCE2 :	a munatia				
	This bit is se enabled, set											
	bit is not aut	•										
Bit2:	CCF2: PCA					Siedreu by	soltware.					
DILZ.	This bit is se				anture occur	rs. When th	e CCE2 int	errunt is				
	enabled, set											
	bit is not aut	•										
Bit1:	CCF1: PCA					· · · · · ,						
	This bit is se		•		apture occur	rs. When th	e CCF1 int	errupt is				
	enabled, set	ting this bit	causes the	CPU to ver	ctor to the P	CA interru	ot service re	outine. This				
	bit is not aut	omatically	cleared by h	nardware ar	nd must be o	cleared by	software.					
Bit0:	CCF0: PCA	Module 0 (	Capture/Cor	npare Flag.		-						
	This bit is se				•			•				
	enabled, set	•						outine. This				
	bit is not aut	omatically	cleared by h	hardware ar	nd must ha a	hoared by	oftware					



### SFR Definition 19.2. PCA0MD: PCA Mode

R/W	R/W	R/W	R/	W R/W	R/W	R/W	R/W	Reset Value				
CIDL	WDTE	WDLC	CK -	CPS2	CPS1	CPS0	ECF	0100000				
Bit7	Bit6	Bit5	Bi	t4 Bit3	Bit2	Bit1	Bit0	SFR Address 0xD9				
Bit7:	CIDL: PCA	Counter	/Timer Idle	e Control.								
				CPU is in Idle M								
				normally while th				le.				
	•		•	d while the syste	em controlle	er is in Idle N	/lode.					
Bit6:	WDTE: Wa	-										
	If this bit is set, PCA Module 4 is used as the watchdog timer.											
		): Watchdog Timer disabled.										
				Watchdog Timer								
Bit5:	WDLCK: Watchdog Timer Lock This bit locks/unlocks the Watchdog Timer Enable. When WDLCK is set, the Watchdog											
				-		WDLCK IS S	sel, the w	atchoog				
	0: Watchdo			til the next syste	m reset.							
	1: Watchdo											
Bit4:												
	UNUSED. Read = 0b, Write = don't care. CPS2–CPS0: PCA Counter/Timer Pulse Select.											
Ditoo 1.	These bits select the timebase source for the PCA counter.											
					O/ COUNT							
	CPS2	CPS1	CPS0			mebase						
	0	0	0	System clock d	•	2						
	0	0	1	System clock d								
	0	1	0	Timer 0 overflow								
	High-to-low transitions on ECI (max							m clock				
	0	0 1 1 Inight to low transitions on Eor (maximute system clock divided by 4)										
	0	1	Ι	• •								
	0	1	0	System clock								
			0	System clock External clock c	livided by 8	*						
	1 1 1	0 0 1	0 1 0	System clock External clock of Reserved	livided by 8	*						
	1 1	0 0	0	System clock External clock c	livided by 8	*						
	1 1 1 1	0 0 1 1	0 1 0 1	System clock External clock of Reserved			em clock.					
	1 1 1 1	0 0 1 1	0 1 0 1	System clock External clock of Reserved Reserved			em clock.					
Bit0:	1 1 1 *Note: Ext	0 0 1 ernal oscil Counter/	0 1 0 1 lator sourc Timer Ove	System clock External clock of Reserved Reserved e divided by 8 is sy	nable.	with the syste						
Bit0:	1 1 1 *Note: Ext ECF: PCA This bit set	0 0 1 ernal oscil Counter/ s the mas	0 1 0 1 lator sourc Timer Ove	System clock External clock of Reserved Reserved e divided by 8 is sy	nable.	with the syste						
Bit0:	1 1 1 *Note: Ext ECF: PCA This bit set 0: Disable	0 1 1 ernal oscil Counter/ s the mas the CF in	0 1 0 lator sourc Timer Ove sking of th terrupt.	System clock External clock of Reserved e divided by 8 is sy erflow Interrupt E e PCA Counter/	nable. Timer Overf	with the syste	errupt.					
Bit0:	1 1 1 *Note: Ext ECF: PCA This bit set 0: Disable	0 1 1 ernal oscil Counter/ s the mas the CF in	0 1 0 lator sourc Timer Ove sking of th terrupt.	System clock External clock of Reserved Reserved e divided by 8 is sy	nable. Timer Overf	with the syste	errupt.	.7) is set.				
Bit0:	1 1 *Note: Ext ECF: PCA This bit set 0: Disable 1: Enable a	0 1 1 ernal oscil counter/ s the mas the CF in a PCA Co	0 1 0 1 lator sourc Timer Ove sking of th terrupt. punter/Tim	System clock External clock of Reserved e divided by 8 is sy erflow Interrupt E e PCA Counter/ er Overflow inter	nable. Timer Overf	with the syste flow (CF) int st when CF (	errupt. (PCA0CN					
Bit0: Note:	1 1 1 *Note: Ext ECF: PCA This bit set 0: Disable 1: Enable a When the V	0 0 1 ernal oscil counter/ s the mas the CF in a PCA Co VDTE bit i	0 1 0 1 lator sourc Timer Ove sking of th terrupt. punter/Tim s set to '1'	System clock External clock of Reserved e divided by 8 is sy erflow Interrupt E e PCA Counter/	nable. Timer Overf rupt reques	with the syste flow (CF) int st when CF ( <b>t be modifie</b> d	errupt. (PCA0CN					




## SFR Definition 19.3. PCA0CPMn: PCA Capture/Compare Mode Registers


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PWM16n	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	SFR Address: 0xDA, 0xDB, 0xDC, 0xDD, 0xDE
PCA0CPM	In Address:	PCA00	CPM0 = 0xD CPM2 = 0xD CPM4 = 0xD	C (n = 2), F				
Bit7:	PWM16n: 16 This bit selec 0: 8-bit PWM 1: 16-bit PW	cts 16-bit m 1 selected.	ode when P		-	mode is ena	abled (PWM	1n = 1).
Bit6:	ECOMn: Col This bit enabled. 0: Disabled. 1: Enabled.	mparator Fu	unction Enab		on for PCA	module n.		
Bit5:	CAPPn: Cap This bit enat 0: Disabled. 1: Enabled.				ture for PCA	A module n.		
Bit4:	CAPNn: Cap This bit enat 0: Disabled. 1: Enabled.				oture for PC	A module n		
Bit3:	MATn: Match This bit enab	les/disables with a mod	s the match					atches of the AOMD register
Bit2:	TOGn: Togg This bit enab PCA counter toggle. If the 0: Disabled.	les/disables with a mod	s the toggle lule's captur	e/compare	register cau	ise the logic	level on th	atches of the e CEXn pin to utput Mode.
Bit1:	quency Outp 0: Disabled.	oles/disable ignal is outp d if PWM16	s the PWM f out on the Cl	unction for EXn pin. 8-I	oit PWM is ι	used if PWN	/16n is clea	
Bit0:	1: Enabled. ECCFn: Cap This bit sets 0: Disable C	the masking	g of the Cap			CFn) interru	pt.	




### SFR Definition 19.4. PCA0L: PCA Counter/Timer Low Byte



#### SFR Definition 19.5. PCA0H: PCA Counter/Timer High Byte




## SFR Definition 19.6. PCA0CPLn: PCA Capture Module Low Byte





#### SFR Definition 19.7. PCA0CPHn: PCA Capture Module High Byte





## 20. C2 Interface

C8051T610/1/2/3/4/5/6/7 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow EPROM programming and in-system debugging with the production part installed in the end application. The C2 interface operates using only two pins: a bi-directional data signal (C2D), and a clock input (C2CK). See the C2 Interface Specification for details on the C2 protocol.

#### 20.1. C2 Interface Registers


The following describes the C2 registers necessary to perform EPROM programming functions through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.

#### C2 Register Definition 20.1. C2ADD: C2 Address


Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	000000
	2.00	2.10	2	2.10	2.12	2	2.10	
C2 wr	2 Data Rea rites select	a register,	Write comr while addre	a the C2 int nands, and ss register i	to report sta eads returr	atus informa n status info	ation. Addre	•
	rite: Selec	t target Dat	a Read or [	Data Write ro	egister loca	tion:		
	0x00	Solocts th	na Davica II	D Register (	•			
	)x01			ID Register		)		
-	)x02			ce Control F	· ·	)		
					-	rol Dogisto	~	
-				•	•			
-					-	Pagistor		
						-		
-					S LOW Dyte	INEGISIEI		
-	-							
				-				
	)xAC			-				
	DxDF DxBF DxAF DxAE DxA9 DxA9 DxAA DxAB	Selects th Selects th Selects th Selects th Selects th Selects th	ne C2 EPR ne C2 EPR	egister egister	egister s High Byte	Register	r 	




### C2 Register Definition 20.2. DEVICEID: C2 Device ID



#### C2 Register Definition 20.3. REVID: C2 Revision ID




## C2 Register Definition 20.4. DEVCTL: C2 Device State







## C2 Register Definition 20.5. EPCTL: C2 EPROM Programming Control



#### C2 Register Definition 20.6. EPDAT: C2 EPROM Data




## C2 Register Definition 20.7. EPADDRH: C2 EPROM Address High Byte







### C2 Register Definition 20.8. EPADDRL: C2 EPROM Address Low Byte



#### C2 Register Definition 20.9. CRC0: CRC Byte 0




## C2 Register Definition 20.10. CRC1: CRC Byte 1






## C2 Register Definition 20.11. CRC2: CRC Byte 2



## C2 Register Definition 20.12. CRC3: CRC Byte 3





#### 20.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and EPROM programming functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (normally RST) and C2D pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application when performing debug functions. These external resistors are not necessary for production boards. A typical isolation configuration is shown in Figure 20.1.




Figure 20.1. Typical C2 Pin Sharing

The configuration in Figure 20.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The  $\overline{RST}$  pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.



## **CONTACT INFORMATION**

#### Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Email: MCUinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

