# 8-bit Microcontroller

CMOS

# F<sup>2</sup>MC-8FX MB95200H/210H Series

### MB95F204H/F204K/F203H/F203K/F202H/F202K MB95F214H/F214K/F213H/F213K/F212H/F212K

### DESCRIPTION

MB95200H/210H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

### ■ FEATURES

#### • F<sup>2</sup>MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.
- Clock
  - Selectable main clock source Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz) External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz) Main internal CR clock (1/8/10/12.5 MHz ± 2%, maximum machine clock frequency: 12.5 MHz)
  - Selectable subclock source Sub-OSC clock (32.768 kHz) External clock (32.768 kHz) Sub-internal CR clock (typ: 100 kHz, min: 50 kHz, max: 200 kHz)

(Continued)

The information for microcontroller supports is shown in the following homepage. Be sure to refer to the "Check Sheet" for the latest cautions on development.

### "Check Sheet" is seen at the following support page

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.

http://edevice.fujitsu.com/micom/en-support/

Copyright©2008 FUJITSU MICROELECTRONICS LIMITED All rights reserved 2008.4

#### (Continued)

- Timer
  - 8/16-bit composite timer
  - Timebase timer
  - Watch prescaler
- LIN-UART (MB95F204H/F204K/F203H/F203K/F202H/F202K)
  - Full duplex double buffer
  - Capable of clock-synchronized serial data transfer and clock-asynchronized serial data transfer
- External interrupt
  - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
  - Can be used to wake up the device from different low-power consumption (standby) modes
- 8/10-bit A/D converter
  - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) mode
  - Stop mode
  - Sleep mode
  - Watch mode
  - Timebase timer mode
- I/O port (max: 17) (MB95F204K/F203K/F202K)
  - General-purpose I/O ports (max): CMOS I/O: 15, N-ch open drain: 2
- I/O port (max: 16) (MB95F204H/F203H/F202H)
  - General-purpose I/O ports (max): CMOS I/O: 15, N-ch open drain: 1
- I/O port (max: 5) (MB95F214K/F213K/F212K)
  - General-purpose I/O ports (max): CMOS I/O: 3, N-ch open drain: 2
- I/O port (max: 4) (MB95F214H/F213H/F212H)
  - General-purpose I/O ports (max):
    - CMOS I/O: 3, N-ch open drain: 1
- On-chip debug
  - 1-wire serial control
  - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
  - Built-in hardware watchdog timer
- Low-voltage detection reset circuit
  - Built-in low-voltage detector
- Clock supervisor counter
  - Built-in clock supervisor counter function
- Programmable port input voltage level
  - CMOS input level / hysteresis input level
- Flash memory security function
  - Protects the contents of flash memory

#### ■ PRODUCT LINE-UP

<b>Part number</b>												
	MB95	MB95	MB95	MB95	MB95	MB95	MB95	MB95	MB95	MB95	MB95	MB95
Devementer	F204H	F203H	F202H	F204K	F203K	F202K	F214H	F213H	F212H	F214K	F213K	F212K
						ah mam		uot				
Type					Fia	sn mem	ory prod	uci				
Clock supervisor	lt supor	vises the	o main c	lock oso	illation							
counter	n super	vises th	5 main C	10CK 030	mation.							
ROM capacity	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB
RAM capacity	496 B	496 B	240 B	496 B	496 B	240 B	496 B	496 B	240 B	496 B	496 B	240 B
Low-voltage		Ne			Vaa			Ne			Vaa	
detection reset		No			Yes			No			Yes	
Reset input	C	Dedicate	d	Sof	tware se	lect	C	edicate	d	Sof	tware se	lect
		r of basi		tions		36						
		ion bit le	0			8 bits	_					
CPU functions		ion leng	h			to 3 by						
		Data bit length : 1, 8, and 16 bits Minimum instruction execution time : 61.5 ns (with machine clock = 16.25 MHz)										
		t proces				•					,	
General-	•	errupt processing time: 0.6 µs (with machine clock = 16.25 MHz)ports (max): 16I/O ports (max): 17I/O ports (max): 4I/O ports (max): 5							5			
purpose I/O		IOS: 15, N-ch: 1 CMOS: 15, N-ch: 2 CMOS: 3, N-ch: 1 CMOS: 3, N-ch: 2										
Timebase timer	Interrup	t cycle :	0.256 m	າຣ - 8.3 ຣ	s (when	external	clock =	4 MHz)				
Hardware/	Reset g	Reset generation cycle										
software		cillation										
watchdog timer							ource clo	ock of th	e hardw	vare wate	chdog.	
Wild register		e used t			-		I					
	selected	range of d by a de	edicated	reload t	imer.	an be						
		full dupl ynchron				and						
LIN-UART		synchror					No LIN-UART					
	enabled											
		l functior	n can be	used as	a LIN m	aster or						
	a LIN sl	ave.										
	6 ch.						2 ch.					
converter		10-bit re	solution	can be	selected	l						
	2 ch.						1 ch.					
8/16-bit			•				hannels"				nnel".	
composite timer							tion and i (seven ty					
		utput sq					(Seven ly	(pes) and		al CIUCNS.		
	6 ch.						2 ch.					
External		t by eda	e detect	ion (risir	na eque		edge, or	both ed	des can	be selec	cted.)	
interrupt				•		-	lby mode		Jee our	20 00100		
On ohin dohur		erial con					-					
On-chip debug	It suppo	orts seria	l writing	. (async	hronous	mode)						

(Continued)

(Continued)

(Continucu)												
Part number	MB95 F204H	MB95 F203H	MB95 F202H	MB95 F204K	MB95 F203K	MB95 F202K	MB95 F214H	MB95 F213H	MB95 F212H	MB95 F214K	MB95 F213K	MB95 F212K
Parameter												
Watch prescaler	Eight di	ight different time intervals can be selected.										
	It supports automatic programming, Embedded Algorithm, write/erase/erase-suspend/resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. V Number of write/erase cycles (min): 100000 Data retention time: 20 years For write/erase, external Vpp(+10 V) input is required. Flash Security Feature for protecting the contents of the flash											
Standby mode	Sleep n	node, sto	op mode	, watch	mode, ti	mebase	timer m	ode				
Package (Width, Length, Height, Pitch)			-	P-24 P-20						P-8 P-8		



### ■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95 F204H	MB95 F203H	MB95 F202H	MB95 F204K	MB95 F203K	MB95 F202K	MB95 F214H	MB95 F213H	MB95 F212H	MB95 F214K	MB95 F213K	MB95 F212K
24-pin plastic SDIP	0	0	0	0	0	0	Х	Х	х	Х	Х	Х
20-pin plastic SOP	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
8-pin plastic DIP	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0
8-pin plastic SOP	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0

O : Available

X : Unavailable



#### ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/program. For details of current consumption, see "■ ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSION".

Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

• On-chip debug function


The on-chip debug function requires that  $V_{CC}$ ,  $V_{SS}$  and 1 serial-wire be connected to an evaluation tool. In addition, if the flash memory data has to be updated, the RSTX/PF2 pin must also be connected to the same evaluation tool.



### PRELIMINARY

# MB95200H/210H Series

### ■ PIN ASSIGNMENT



### ■ PIN DESCRIPTION (MB95200H Series)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0/X0	В	General-purpose I/O port This pin is also used as the main clock input oscillation pin.
2	PF1/X1	В	General-purpose I/O port This pin is also used as the main clock input/output oscillation pin.
3	Vss		Power supply pin (GND)
4	PG2/X1A	С	General-purpose I/O port This pin is also used as the subclock input/output oscillation pin.
5	PG1/X0A	С	General-purpose I/O port This pin is also used as the subclock input oscillation pin.
6	Vcc	—	Power supply pin
7	Cpin		Capacitor connection pin
8	PF2/RSTX	А	General-purpose I/O port This pin is also used as a reset pin. This pin is a dedicated reset pin in MB95F204H/F203H/F202H.
9	P62/TO10	D	General-purpose I/O port High-current port This pin is also used as the 8/16-bit composite timer ch. 1 output.
10	P63/TO11	D	General-purpose I/O port High-current port This pin is also used as the 8/16-bit composite timer ch. 1 output.
11	P64/EC1	D	General-purpose I/O port This pin is also used as the 8/16-bit composite timer ch. 1 clock input.
12	P00/AN00	E	General-purpose I/O port This pin is also used as the A/D converter analog input.
13	P01/AN01	E	General-purpose I/O port This pin is also used as the A/D converter analog input.
14	P02/INT02/AN02/ SCK	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART clock I/O.
15	P03/INT03/AN03/ SOT	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART data output.
16	P04/INT04/AN04/ SIN/HCLK1/EC0	F	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART data input. This pin is also used as the external clock input. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.

(Continued)

# PRELIMINARY

# MB95200H/210H Series

(Continued)

Pin no.	Pin name	I/O circuit type*	Function
17	P05/INT05/AN05/ TO00/HCLK2	E	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the 8/16-bit composite timer ch. 0 output. This pin is also used as the external clock input.
18	P06/INT06/TO01	G	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the 8/16-bit composite timer ch. 0 output.
19	P07/INT07	G	General-purpose I/O port This pin is also used as the external interrupt input.
20	P12/EC0/DBG	Н	General-purpose I/O port This pin is also used as the DBG input pin. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.

\* : For the I/O circuit types, see "■ I/O CIRCUIT TYPE".



### ■ PIN DESCRIPTION (MB95210H Series)


Pin no.	Pin name	I/O circuit type*	Function
1	Vss	_	Power supply pin (GND)
2	Vcc	_	Power supply pin
3	Cpin	_	Capacitor connection pin
4	RSTX/PF2	A	General-purpose I/O port This pin is also used as a reset pin. This pin is a dedicated reset pin in MB95F214H/F213H/F212H.
5	P04/INT04/AN04/ HCLK1/EC0	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the external clock input. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.
6	P05/AN05/TO00/ HCLK2	E	General-purpose I/O port High-current port This pin is also used as the A/D converter analog input. This pin is also used as the 8/16-bit composite timer ch. 0 output. This pin is also used as the external clock input.
7	P06/INT06/TO01	G	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the 8/16-bit composite timer ch. 0 output.
8	P12/EC0/DBG	Н	General-purpose I/O port This pin is also used as the DBG input pin. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.

\* : For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

### PRELIMINARY


# MB95200H/210H Series

#### ■ I/O CIRCUIT TYPE



(Continued)





### NOTES ON DEVICE HANDLING

• Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than  $V_{CC}$  or a voltage lower than  $V_{SS}$  is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of ELECTRICAL CHARACTERISTICS" is applied to the V<sub>CC</sub> pin or the V<sub>SS</sub> pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

• Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V<sub>cc</sub> ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V<sub>cc</sub> value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### • Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

### PIN CONNECTION

• Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

• Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the  $V_{CC}$  pin and the Vss pin to the power supply and ground outside the device. In addition, connect the current supply source to the Vcc pin and the Vss pin with low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1  $\mu$ F between the V<sub>cc</sub> pin and the V<sub>ss</sub> pin at a location close to this device.

DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V<sub>CC</sub> or V<sub>SS</sub> pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

#### RSTX pin


Connect the RSTX pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the RSTX pin and the Vcc or Vss pin when designing the layout of the printed circuit board.

The RSTX/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output can be enabled by the RSTOE bit of the SYSC register, and the reset input function or the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.

#### • C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>s</sub>. For the connection to a smoothing capacitor C<sub>s</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>s</sub> and the distance between C<sub>s</sub> and the V<sub>ss</sub> pin when designing the layout of a printed circuit board.





#### ■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING SERIAL PROGRAMMER

#### • Serial programmers and adapters supported

The following table shows serial programmers and adapters supported.


Package	Applicable adapter model	Serial programmer
SDIP 24	TBD	TBD
SOP 20	TBD	TBD
DIP 8	TBD	TBD
SOP 8	TBD	TBD

#### • Programming method

TBD




#### ■ BLOCK DIAGRAM (MB95200H Series)






#### ■ BLOCK DIAGRAM (MB95210H Series)



### ■ CPU CORE

#### 1. Memory Space

The memory space of the MB95200H/210H Series is 64 KB in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95200H/210H Series are shown below.



### ■ I/O MAP (MB95200H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
<b>0001</b> н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н		(Disabled)		
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н		(Disabled)		
0007н	SYCC	System clock control register	R/W	XXXXXX11 <sub>B</sub>
<b>0008</b> н	STBC	Standby control register	R/W	00000XXX <sub>B</sub>
<b>0009</b> н	RSRR	Reset source register	R	XXXXXXXXB
000Ан	TBTC	Timebase timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	0000000в
000Dн	SYCC2	System clock control register 2	R/W	XX100011 <sub>B</sub>
000Eн				
to		(Disabled)		
0015н 0016н	PDR6	Dart 6 data registar	R/W	0000000в
0018н 0017н	DDR6	Port 6 data register	R/W	0000000в
0017н 0018н	DDRo	Port 6 direction register	H/VV	0000000B
to		(Disabled)		
0027н				
0028н	PDRF	Port F data register	R/W	0000000в
<b>0029</b> н	DDRF	Port F direction register	R/W	0000000в
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000в
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн				
to		(Disabled)	—	
0034н 0025н	PULG	Part C pull up register	DAA	0000000-
0035н 0026н		Port G pull-up register	R/W	0000000в
0036н 0037н	T01CR1 T00CR1	8/16-bit composite timer 01 control status register 1 ch. 0 8/16-bit composite timer 00 control status register 1 ch. 0	R/W R/W	0000000 <sub>В</sub> 0000000 <sub>В</sub>
0038н 0039н	T11CR1 T10CR1	8/16-bit composite timer 11 control status register 1 ch. 1 8/16-bit composite timer 10 control status register 1 ch. 1	R/W R/W	0000000в
	TIUCKI		m/ VV	0000000в
003A⊦ to		(Disabled)	_	
0048H				
<b>0049</b> н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000в

(Continued)

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
004Aн	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000в
004Bн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000в
004Сн to 004Fн		(Disabled)	_	
0050н	SCR	LIN-UART serial control register	R/W	0000000в
<b>0051</b> н	SMR	LIN-UART serial mode register	R/W	0000000в
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART reception/transmission data register	R/W	0000000в
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XX
0056н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
006Eн	ADDH	8/10-bit A/D converter data register (Upper)	R/W	0000000в
<b>006F</b> н	ADDL	8/10-bit A/D converter data register (Lower)	R/W	0000000в
0070н to 0071н		(Disabled)	_	
0072н	FSR	Flash memory status register	R/W	000X0000
0073н to 0075н	_	(Disabled)	_	
<b>0076</b> н	WREN	Wild register address compare enable register	R/W	0000000B
0077н	WROR	Wild register data test setting register	R/W	0000000B
<b>0078</b> н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	
<b>0079</b> н	ILR0	Interrupt level setting register 0	R/W	11111111B
007Ан	ILR1	Interrupt level setting register 1	R/W	11111111 <sub>B</sub>
007Bн	ILR2	Interrupt level setting register 2	R/W	11111111
007Сн	ILR3	Interrupt level setting register 3	R/W	11111111
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111
007Eн	ILR5	Interrupt level setting register 5	R/W	11111111
007Fн	—	(Disabled)	_	—
0F80н	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	0000000e
0F81н	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	0000000B

(Continued)



Address	Register abbreviation	Register name	R/W	Initial value
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в
0F83н	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000в
0F86н	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	0000000в
0F87н	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	0000000в
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000в
0F89⊦ to 0F91⊦	_	(Disabled)	_	
0F92н	T01CR0	8/16-bit composite timer 01 control status register 0 ch. 0	R/W	0000000в
0F93н	T00CR0	8/16-bit composite timer 00 control status register 0 ch. 0	R/W	0000000в
0F94н	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	0000000в
0F95н	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	0000000в
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	0000000в
0F97н	T11CR0	8/16-bit composite timer 11 control status register 0 ch. 1	R/W	0000000в
0F98⊦	T10CR0	8/16-bit composite timer 10 control status register 0 ch. 1	R/W	0000000в
0F99н	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	0000000в
0F9Aн	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	0000000в
0F9B⊦	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	0000000в
0F9Cн to 0FBBн		(Disabled)	_	
0FBCH	BGR1	LIN-UART baud rate generator register 1	R/W	0000000в
0FBDH	BGR0	LIN-UART baud rate generator register 0	R/W	0000000в
0FBEн to 0FC2н		(Disabled)	_	
0FC3н	AIDRL	A/D input disable register (Lower)	R/W	0000000в
0FC4н to 0FE3н		(Disabled)	_	_
0FE4⊦	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX
0FE5н	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX



(Continued)	)			
Address	Register abbreviation	Register name	R/W	Initial value
0FE6н to 0FE7н		(Disabled)		_
0FE8H	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	ХХ00000в
0FEAH	CMDR	Clock monitoring data register	R/W	0000000в
0FEBH	WDTH	Watchdog ID register (Upper)	R/W	XXXXXXXXB
0FECH	WDTL	Watchdog ID register (Lower)	R/W	XXXXXXXXB
0FEDH		(Disabled)		
0FEEH	ILSR	Input level select register	R/W	0000000в
0FEFн to 0FFFн		(Disabled)		

• R/W access symbols

- R/W : Readable / Writable
- R : Read only
- W : Write only

#### • Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an undefined value is returned.



### ■ I/O MAP (MB95210H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
<b>0001</b> н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н		(Disabled)	_	
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н		(Disabled)	_	
0007н	SYCC	System clock control register	R/W	XXXXXX11 <sub>B</sub>
0008н	STBC	Standby control register	R/W	00000XXX <sub>B</sub>
0009н	RSRR	Reset source register	R	XXXXXXXXB
<b>000А</b> н	TBTC	Timebase timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	0000000в
000Dн	SYCC2	System clock control register 2	R/W	XX100011в
000Eн				
to		(Disabled)		—
<b>0015</b> н				
0016н		(Disabled)		—
<b>0017</b> н		(Disabled)		—
0018⊦		(Dischled)		
to 0027н		(Disabled)		
<b>0028</b> н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
<b>002А</b> н		(Disabled)		
<b>002В</b> н		(Disabled)		
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн				
to		(Disabled)		
0034н				
0035н	—	(Disabled)		
0036н	T01CR1	8/16-bit composite timer 01 control status register 1 ch. 0	R/W	0000000в
0037н	T00CR1	8/16-bit composite timer 00 control status register 1 ch. 0	R/W	0000000в
0038н	—	(Disabled)		—
<b>0039</b> н	—	(Disabled)		—
003Aн				
to 0048⊦		(Disabled)		—
0049н		(Disabled)	1	

(Continued)



Address	Register abbreviation	Register name	R/W	Initial value
004Ан	EIC20	External interrupt circuit control register ch. 4	R/W	0000000в
004Bн	EIC30	External interrupt circuit control register ch. 6	R/W	0000000в
004Сн to 004Fн		(Disabled)	_	
0050н		(Disabled)	_	_
<b>0051</b> н		(Disabled)		
0052н		(Disabled)	_	
0053н		(Disabled)	_	
0054н		(Disabled)		
0055н		(Disabled)	_	
0056н to 006Вн		(Disabled)	_	
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
<b>006Е</b> н	ADDH	8/10-bit A/D converter data register (Upper)	R/W	0000000в
<b>006F</b> н	ADDL	8/10-bit A/D converter data register (Lower)	R/W	0000000в
0070н to 0071н		(Disabled)	_	
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н to 0075н		(Disabled)	_	
0076н	WREN	Wild register address compare enable register	R/W	0000000в
0077н	WROR	Wild register data test setting register	R/W	0000000в
0078н		Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	
<b>0079</b> н	ILR0	Interrupt level setting register 0	R/W	11111111B
007Ан	ILR1	Interrupt level setting register 1	R/W	11111111B
<b>007В</b> н		(Disabled)	—	—
007Сн		(Disabled)	—	—
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111B
<b>007Е</b> н	ILR5	Interrupt level setting register 5	R/W	11111111B
007Fн		(Disabled)	—	—
0F80н	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	0000000в
0F81н	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	0000000в
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в

(Continued)



(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0F83н	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	00000000в
0F86н	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000в
0F87н	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	0000000в
0F88⊦	WRDR2	Wild register data setting register ch. 2	R/W	0000000в
0F89⊦ to 0F91⊦	_	(Disabled)	_	
0F92н	T01CR0	8/16-bit composite timer 01 control status register 0 ch. 0	R/W	0000000в
0F93⊦	T00CR0	8/16-bit composite timer 00 control status register 0 ch. 0	R/W	0000000в
0F94н	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	0000000в
0F95н	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	0000000в
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000в
0F97н		(Disabled)	—	—
0F98⊦		(Disabled)	—	
0F99н		(Disabled)		
0F9Aн		(Disabled)		
0F9Bн		(Disabled)	_	
0F9Cн to 0FBBн	_	(Disabled)	_	_
0FBCH		(Disabled)	—	
0FBDH		(Disabled)	—	
0FBEн to 0FC2н		(Disabled)	_	
0FC3н	AIDRL	A/D input disable register (Lower)	R/W	0000000в
0FC4н to 0FE3н		(Disabled)	_	
0FE4⊦	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXXB
0FE5н	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX <sub>B</sub>
0FE6н to 0FE7н		(Disabled)	_	
0FE8H	SYSC	System configuration register	R/W	11000011в

(Continued)



#### (Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FE9⊦	CMCR	Clock monitoring control register	R/W	ХХ00000в
0FEAH	CMDR	Clock monitoring data register	R/W	0000000в
0FEBH	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXX
0FECH	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXXB
0FEDH		(Disabled)		
0FEEH	ILSR	Input level select register	R/W	0000000в
0FEFн to 0FFFн		(Disabled)	_	

#### • R/W access symbols

- R/W : Readable / Writable
- R : Read only
- W : Write only

#### • Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an undefined value is returned.



### ■ INTERRUPT SOURCE TABLE (MB95200H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sourc- es of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ0	<b>FFFA</b> H	FFFB⊦	L00 [1 : 0]	High
External interrupt ch. 5	IRQ1	FFF8⊦	FFF9⊦	L01 [1 : 0]	
External interrupt ch. 2	- IRQ2	FFF6⊦	FFF7H	L02 [1 : 0]	
External interrupt ch. 6		ГГГОН	ГГГ/Н	L02 [1 . 0]	
External interrupt ch. 3			FFFF		
External interrupt ch. 7	– IRQ3	FFF4 <sub>H</sub>	FFF5H	L03 [1 : 0]	
	IRQ4	FFF2H	FFF3⊦	L04 [1 : 0]	
8/16-bit composite timer ch. 0 (Lower)	IRQ5	FFF0H	FFF1⊦	L05 [1 : 0]	
8/16-bit composite timer ch. 0 (Upper)	IRQ6	FFEEH	FFEFH	L06 [1 : 0]	
LIN-UART (reception)	IRQ7	<b>FFEC</b> H	FFEDH	L07 [1 : 0]	
LIN-UART (transmission)	IRQ8	FFEAH	<b>FFEB</b> H	L08 [1 : 0]	
—	IRQ9	FFE8H	FFE9H	L09 [1 : 0]	
—	IRQ10	FFE6H	FFE7н	L10 [1 : 0]	
—	IRQ11	FFE4H	FFE5H	L11 [1 : 0]	
—	IRQ12	FFE2H	FFE3H	L12 [1 : 0]	
	IRQ13	FFE0H	FFE1H	L13 [1 : 0]	
8/16-bit composite timer ch. 1 (Upper)	IRQ14	FFDEH	FFDFH	L14 [1 : 0]	
	IRQ15	FFDC <sub>H</sub>	<b>FFDD</b> H	L15 [1 : 0]	
—	IRQ16	<b>FFDA</b> H	<b>FFDB</b> H	L16 [1 : 0]	
	IRQ17	FFD8H	FFD9н	L17 [1 : 0]	
8/10-bit A/D converter	IRQ18	FFD6н	FFD7н	L18 [1 : 0]	
Timebase timer	IRQ19	FFD4н	FFD5н	L19 [1 : 0]	
Watch prescaler	IRQ20	FFD2H	FFD3н	L20 [1 : 0]	
	IRQ21	FFD0н	FFD1н	L21 [1 : 0]	
8/16-bit composite timer ch. 1 (Lower)	IRQ22	FFCEH	FFCFH	L22 [1 : 0]	<b>▼</b>
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1 : 0]	Low

### ■ INTERRUPT SOURCE TABLE (MB95210H Series)

		Vector tab	le address	D'' (	Priority of inter- rupts of the same level (at simultaneous occurrence)	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register		
External interrupt ch. 4	IRQ0	FFFAH	<b>FFFB</b> H	L00 [1 : 0]	High	
—	IRQ1	FFF8⊦	FFF9⊦	L01 [1 : 0]		
— External interrupt ch. 6	IRQ2	FFF6⊦	FFF7⊦	L02 [1 : 0]		
	IRQ3	FFF4н	FFF5⊦	L03 [1 : 0]		
	IRQ4	FFF2H	FFF3⊦	L04 [1 : 0]		
8/16-bit composite timer ch. 0 (Lower)	IRQ5	FFF0H	FFF1⊦	L05 [1 : 0]		
8/16-bit composite timer ch. 0 (Upper)	IRQ6	FFEEH	FFEFH	L06 [1 : 0]		
	IRQ7	FFEC <sub>H</sub>	FFEDH	L07 [1 : 0]		
	IRQ8	<b>FFEA</b> H	<b>FFEB</b> H	L08 [1 : 0]		
	IRQ9	FFE8H	FFE9H	L09 [1 : 0]		
	IRQ10	FFE6H	FFE7н	L10 [1 : 0]		
	IRQ11	FFE4H	FFE5H	L11 [1 : 0]		
	IRQ12	FFE2H	FFE3H	L12 [1 : 0]		
	IRQ13	FFE0H	FFE1H	L13 [1 : 0]		
	IRQ14	FFDEH	FFDFH	L14 [1 : 0]		
	IRQ15	FFDCH	FFDDH	L15 [1 : 0]		
	IRQ16	<b>FFDA</b> H	<b>FFDB</b> H	L16 [1 : 0]		
	IRQ17	FFD8H	FFD9н	L17 [1 : 0]		
8/10-bit A/D converter	IRQ18	FFD6н	FFD7н	L18 [1 : 0]		
Timebase timer	IRQ19	FFD4H	FFD5н	L19 [1 : 0]		
Watch prescaler	IRQ20	FFD2H	FFD3H	L20 [1 : 0]		
	IRQ21	FFD0н	FFD1н	L21 [1 : 0]		
_	IRQ22	FFCEH	FFCFH	L22 [1 : 0]	] ▼	
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCDH	L23 [1 : 0]	Low	

FUJITSU

### ■ ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Ratings


Deverseter	Cumhal	Rat	ing	11	Demostre
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V	
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2
Maximum clamp current	CLAMP	- 2	+ 2	mA	Applicable to pins*3
Total maximum clamp current	$\Sigma$   clamp	—	20	mA	Applicable to pins*3
"L" level maximum	OL1		15	mA	Other than P05, P06, P62 and P63 <sup>*5</sup>
output current	OL2		15	mA	P05, P06, P62 and P63 <sup>5</sup>
"L" level average current	Iolav1		4	mA	Other than P05, P06, P62 and P63 <sup>*5</sup> Average output current = operating current × operating ratio (1 pin)
L lever average current	Iolav2		12		P05, P06, P62 and P63 <sup>*5</sup> Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	ΣΙοι	—	100	mA	
"L" level total average output current	ΣΙοιαν	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum	Іон1		– 15	A	Other than P05, P06, P62 and P63 <sup>*5</sup>
output current	Іон2		– 15	- mA	P05, P06, P62 and P63 <sup>*5</sup>
"H" level average	Iohav1		- 4		Other than P05, P06, P62 and P63 <sup>*5</sup> Average output current = operating current × operating ratio (1 pin)
current	Iohav2		- 8	- mA	P05, P06, P62 and P63 <sup>*5</sup> Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣІон	—	- 100	mA	
"H" level total average output current	ΣΙοήαν		- 50	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	Pd		320	mW	
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Tstg	- 55	+ 150	°C	



- \*1: The parameter is based on  $V_{SS} = 0.0 V$ .
- \*2: V<sub>I</sub> and V<sub>0</sub> must not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>I</sub> rating.

\*3: Applicable to pins: P00 to P07, P62 to P64, PG1 to PG2, PF0, PF1\*4

- Use under recommended operating conditions.
- Use with DC voltage (current).
- The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
- The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current of stationary current.
- When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
- If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
- If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
- Do not leave the HV (High Voltage) input pin unconnected.
- Example of a recommended circuit :



- \*4: P00 to P03, P07, P62 to P64, PG1 to PG2, PF0 and PF1 are available in MB95F204H/F203H/F202H/F204K/ F203K/F202K.
- \*5: P62 and P63 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.
- WARNING: A semiconductor device may be damaged by applying stress (voltage, current, temperature, etc.) in excess of the absolute maximum rating. Therefore, ensure that not a single parameter exceeds its absolute maximum rating.

#### 2. Recommended Operating Conditions


 $(V_{SS} = 0.0 V)$ 

Parameter	Symbol	Va	lue	Unit	Bom	arks			
raiametei	Symbol	Min	Мах						
		2.4*1*2	5.5* <sup>1</sup>		In normal operation	Other than on-chip debug			
Power supply	Vcc	2.3	5.5	v	Hold condition in stop mode	mode			
voltage	VCC	2.7	5.5		In normal operation	On-chip debug mode			
		2.3	5.5		Hold condition in stop mode	On-chip debug mode			
Smoothing capacitor	Cs	0.022	1	μF	*3				
Operating	TA	- 40	+ 85	°C	Without the on-chip debug function				
temperature		+ 5	+ 35		With the on-chip debug function				

\*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

\*2: The value is 2.88 V when the low-voltage detection reset is used.

\*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a smoothing capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the electrical characteristics of the device are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact sales representatives beforehand.

#### 3. DC Characteristics

_					Value		Unit		
Parameter	Symbol	Pin name	Condition	Min	Тур	Тур Мах		Remarks	
	Vihi	P04	*1	0.7 Vcc	_	Vcc + 0.3	V	When CMOS input level (hysteresis input) is selected	
"H" level input voltage	Vins	P00 to P07, P12, P62 to P64, PF0 to PF1, PG1 to PG2	*1	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input	
	VIHM	PF2	—	0.7 Vcc		Vcc + 0.3	V	Hysteresis input	
	VIL	P04	*1	Vss - 0.3		0.3 Vcc	V	When CMOS input level (hysteresis input) is selected	
"L" level input voltage	Vils	P00 to P07, P12, P62 to P64, PF0 to PF1, PG1 to PG2	*1	Vss – 0.3	_	0.2 Vcc	V	Hysteresis input	
	VILM	PF2		$V_{\text{SS}}-0.3$	_	0.3 Vcc	V	Hysteresis input	
Open-drain output application voltage	VD	PF2, P12		Vss – 0.3	_	0.2 Vcc	V		
"H" level output	V <sub>OH1</sub>	Output pins other than P05, P06, P62, P63, PF2 and P12 <sup>-2</sup>	Іон =  — 4 mA	Vcc - 0.5			V		
voltage	Vон2	P05, P06, P62, P63⁺²	Iон = - 8 mA	Vcc - 0.5	_		V		
"L" level output	V <sub>OL1</sub>	Output pins other than P05, P06, P62 and P63 <sup>*2</sup>	IoL = 4 mA			0.4	V		
voltage	Vol2	P05, P06, P62, P63 <sup>-2</sup>	lo∟ = 12 mA		_	0.4	V		
Input leak current (Hi-Z output leak current)	Lı	All input pins	0.0 V < V1 < Vcc	- 5		+ 5	μA	When pull-up resistance is disabled	
Pull-up resistance	Rpull	P00 to P07, PG1, PG2 <sup>-3</sup>	V1 = 0 V	25	50	100	kΩ	When pull-up resistance is enabled	
Input capacitance	CIN	Other than Vcc and Vss	f = 1 MHz		5	15	pF		

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

(Continued)

### PRELIMINARY

# MB95200H/210H Series

\*1: The input level of P04 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

\*2: P62 and P63 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.

\*3: P00 to P03, P07, PG1 and PG2 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.



(Continued)

(Continueu)	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$									
Parameter	Symbol	Pin name	Condition		lue		Remarks			
Falametei	arameter Symbol	Finnanie	Condition	Min	Тур	Max	Unit	nemarks		
		Vcc (External clock operation)	Vcc = 5.5 V Fcн = 32 MHz	_	13	17	mA	Flash memory product (except writing and erasing)		
	Icc		F <sub>MP</sub> = 16 MHz Main clock mode (divided by 2)		33.5	39.5	mA	Flash memory product (at writing and erasing)		
					15	21	mA	At A/D conversion		
Power supply current*⁴	Iccs		$V_{CC} = 5.5 V$ $F_{CH} = 32 MHz$ $F_{MP} = 16 MHz$ Main sleep mode (divided by 2)		5.5	9	mA			
	lcc∟		$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_{A} = +25 \text{ °C}$		65	153	μA			
	Iccls		$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subsleep mode (divided by 2) $T_{A} = +25 \text{ °C}$		10	84	μΑ			

(Continued)

### PRELIMINARY

(Continued)

					Value		,	<u>− 40 °C to</u> + 85 °C
Parameter	Symbol	I Pin name	Condition	Min	Тур	Мах	Unit	Remarks
	Ісст		$V_{CC} = 5.5 V$ $F_{CL} = 32 kHz$ Watch mode Main stop mode $T_A = +25 \ ^{\circ}C$		5	30	μΑ	
	Іссмск		$V_{CC} = 5.5 V$ $F_{CRH} = 12.5 MHz$ $F_{MP} = 12.5 MHz$ Main CR clock mode		10	13.2	mA	
Power supply	ICCSCR	V <sub>cc</sub> (External clock operation)	$V_{CC} = 5.5 V$ $F_{CL} = 32 kHz$ $F_{MPL} = 16 kHz$ Sub-CR clock mode (divided by 2) $T_{A} = +25 °C$		110	410	μΑ	
	Ісстя		$V_{CC} = 5.5 V$ $F_{CH} = 32 MHz$ Timebase timer mode $T_A = + 25 \ ^{\circ}C$		1.1	3	mA	
current*4	Іссн		$V_{CC} = 5.5 V$ Substop mode $T_A = +25 \ ^{\circ}C$		3.5	22.5	μA	Main stop mode for single clock selection
	Ilvd		Current consumption for low-voltage detection circuit only	_	37	54	μA	
	Ісян		Current consumption for the internal main CR oscillator oscillating at 12.5 MHz		0.5	0.6	mA	
	ICRL		Current consumption for the internal sub-CR oscillator oscillating at 100 kHz		20	72	μA	

\*4:• The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to a specified value. In addition, when both the low-voltage detection option and the internal CR oscillator are selected, the power supply current will be the sum of adding up the current con-



sumption of the low-voltage detection circuit, the current consumption of the internal CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the internal CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

- See "4. AC Characteristics: (1) Clock Timing" for FCH and FCL.
- See "4. AC Characteristics: (2) Source Clock/Machine Clock" for FMP and FMPL.



### 4. AC Characteristics

### (1) Clock Timing

	$(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$												
n name	Condition		Value		Unit	Remarks							
		Min	Тур	Мах									
). X1	_	1		16.25	MHz	When the main oscillation							

EEV/V ~ • 40.00+


Deremeter	Symbol	Din nomo	ne Condition		Value		Unit	Remarks	
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks	
		X0, X1		1		16.25	MHz	When the main oscillation circuit is used	
	Fсн	X0, HCLK1, HCLK2	X1 open	1		12	MHz	When the main external	
		X0, X1, HCLK1, HCLK2	_	1	_	32.5	MHz	clock is used	
				12.25	12.5	12.75	MHz		
Clock frequency	Fсвн			9.8	10	10.2	MHz	When the main internal	
	I CRH			7.84	8	8.16	MHz	clock is used	
				0.98	1	1.02	MHz		
	Fc∟	X0A, X1A	_	_	32.768	_	kHz	When the main oscillation circuit is used	
					32.768	_	kHz	When the sub-external clock is used	
	FCRL		_	50	100	200	kHz	When the sub-internal CR clock is used	
		X0, X1	_	61.5		1000	ns	When the main oscillation circuit is used	
Clock cycle time	thoyl	X0, HCLK1, HCLK2	X1 open	83.4	_	1000	ns	When the external clock is	
		X0, X1, HCLK1, HCLK2		30.8	_	1000	ns	used	
	<b>t</b> LCYL	X0A, X1A	_	—	30.5	—	μs	When the subclock is used	
	twH1	X0, HCLK1, HCLK2	X1 open	33.4			ns	When the external clock is	
Input clock pulse width	tw∟ı	X0, X1, HCLK1, HCLK2		12.4	_		ns	used, the duty ratio should range between 40% and 60%.	
	twн2 twL2	X0A		_	15.2	_	μs		

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
Farameter	Symbol		Condition	Min	Тур	Мах	Offic	nemaiks
Input clock rise	tся	X0, HCLK1, HCLK2	X1 open	_	_	5	ns	When the external clock is
time and fall time	tc⊧	X0, X1 HCLK1, HCLK2	_		_	5	ns	used
Internal CR oscillation start	<b>t</b> crнwk	_	_	_		80	μs	When the main internal CR clock is used
time	<b>t</b> crlwk					10	μs	When the sub-internal CR clock is used



### PRELIMINARY

# MB95200H/210H Series





### (2) Source Clock/Machine Clock

(Vcc = 5.0 V  $\pm$  10%, Vss = 0.0 V, TA = - 40 °C to + 85 °C)

Parameter	Symbol	Pin		Value		Unit	Remarks
Farameter	Symbol	name	Min	Тур	Max	Unit	nelliaiks
			61.5	_	2000	ns	When the main external clock is used Min : $F_{CH} = 32.5$ MHz, divided by 2 Max : $F_{CH} = 1$ MHz, divided by 2
Source clock cycle time* <sup>1</sup> (clock before	tsclк	<	80		1000	ns	When the main CR clock is used Min : $F_{CRH} = 12.5 \text{ MHz}$ Max : $F_{CRH} = 1 \text{ MHz}$
division)				61	—	μs	When the sub-oscillation clock is used $F_{CL} = 32.768 \text{ kHz}$ , divided by 2
				20		μs	When the sub-oscillation clock is used $F_{CRL} = 100 \text{ kHz}$ , divided by 2
	Esp		0.5		16.25	MHz	When the main oscillation clock is used
Source clock frequency	1 35		1		12.5	MHz	When the main CR clock is used
	Fspl			16.384		kHz	When the sub-oscillation clock is used
				50		kHz	When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$ , divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min : $F_{SP} = 16.25$ MHz, no division Max : $F_{SP} = 0.5$ MHz, divided by 16
Machine clock cycle time* <sup>2</sup> (minimum	t⋈c⊧k		80	_	16000	ns	When the main CR clock is used Min : F <sub>SP</sub> = 12.5 MHz Max : F <sub>SP</sub> = 1 MHz, divided by 16
instruction execution time)	UNICEK		61	_	976.5	μs	When the sub-oscillation clock is used Min : $F_{SPL} = 16.393$ kHz, no division Max : $F_{SPL} = 16.393$ kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min : $F_{SPL} = 50$ kHz, no division Max : $F_{SPL} = 50$ kHz, divided by 16
	Fмр		0.031	—	16.25	MHz	When the main oscillation clock is used
Machine clock	LWh		0.0625	—	12.5	MHz	When the main CR clock is used
frequency		—	1.024	—	16.384	kHz	When the sub-oscillation clock is used
	Fmpl		3.125		50	kHz	When the sub-CR clock is used $F_{CRL} = 100 \text{ kHz}$

\*1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio selection bits (SYCC : DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio selection bits (SYCC : DIV1 and DIV0). In addition, a source clock can be selected from the following.

Main clock divided by 2


- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2

\*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

• Source clock (no division)

- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16

Downloaded from Elcodis.com electronic components distributor






### (3) External Reset

(0)	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \ ^{\circ}\text{C} \text{ to } + 85 \ ^{\circ}\text{C}$											
Parameter	Symbol	Value		Unit	Remarks							
Parameter Symbo		Min	Мах	Unit	nemarks							
		2 tmclk*1		ns	In normal operation							
RSTX "L" level pulse width	<b>t</b> RSTL	Oscillation time of the oscillator*2 + 100		μs	In stop mode, subclock mode, sub-sleep mode, and watch mode							
		100		μs	In timebase timer mode							

\*1 : See " (2) Source Clock/Machine Clock" for tmclk.


\*2 : The oscillation time of an oscillator is the time that the amplitude reaches 90%. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.



DS07-12623-1E

### (4) Power-on Reset

				(\	/ss = 0.	0 V, $T_A = -40 ^{\circ}C$ to $+85 ^{\circ}C$ )	
Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Falameter	Symbol	Condition	Min	Max	Unit		
Power supply rising time	tR	_	—	50	ms		
Power supply cutoff time	toff		1		ms	Wait time until power-on	




### (5) Peripheral Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Va	Unit	
Faranieter	Symbol	Finnanie	Min	Max	Onit
Peripheral input "H" pulse width	tiliн	INT02 to INT07, EC0, EC1 <sup>*2</sup>	2 <b>t</b> MCLK <sup>*1</sup>		ns
Peripheral input "L" pulse width	tініL	INTOZ 10 INTO7, EGO, EGT	2 <b>t</b> MCLK <sup>*1</sup>		ns

\*1 : See " (2) Source Clock/Machine Clock" for tmclk.

\*2 : INT02, INT03, INT05, INT07 and EC1 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.



Downloaded from Elcodis.com electronic components distributor

#### (6) LIN-UART Timing (Available in MB95F204H/F203H/F202H/F204K/F203K/F202K only)

Sampling is executed at the rising edge of the sampling clock\*1, and serial clock delay is disabled\*2. (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)  $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 


Paramatar	Symbol	Pin name	Condition	Va	Unit	
Parameter	Symbol Pin name		Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 <b>t</b> мclk* <sup>3</sup>		ns
SCK $\downarrow \rightarrow$ SOT delay time	tslovi	SCK, SOT	Internal clock	- 95	+ 95	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	tivshi	SCK, SIN	operation output pin : $C_{L} = 80 \text{ pF} + 1 \text{ TTL}$	tмськ* <sup>3</sup> + 190		ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixi	SCK, SIN		0	—	ns
Serial clock "L" pulse width	tslsh	SCK		$3 \text{ t}_{\text{MCLK}^{*3}} - \text{t}_{\text{R}}$		ns
Serial clock "H" pulse width	tshsl	SCK		<b>t</b> мськ* <sup>3</sup> + 95	—	ns
$SCK \downarrow \to SOT$ delay time	<b>t</b> SLOVE	SCK, SOT	External clock	_	2 tмськ*3 + 95	ns
Valid SIN $ ightarrow$ SCK $\uparrow$	tivshe	SCK, SIN	operation output pin :	190		ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixe	SCK, SIN	C∟ = 80 pF + 1 TTL	tмськ* <sup>3</sup> + 95		ns
SCK fall time	t⊧	SCK			10	ns
SCK rise time	tR	SCK			10	ns


\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

\*3: See " (2) Source Clock/Machine Clock" for tmclk.







# Sampling is executed at the falling edge of the sampling $clock^{*1}$ , and serial clock delay is disabled<sup>\*2</sup>. (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


		•	$(Vcc = 5.0 V \pm 10\%, V)$	/ss = 0.0 V, TA =	= $-40 \circ C$ to +	85 °C)
Parameter	Symbol	Pin name	Condition	Va	Unit	
Falameter	Symbol	Fill Hallie	Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 <b>t</b> MCLK <sup>*3</sup>	_	ns
$SCK^{\uparrow} \rightarrow SOT$ delay time	<b>t</b> shovi	SCK, SOT	Internal clock operation output pin :	- 95	+ 95	ns
$Valid\:SIN\toSCK{\downarrow}$	tivsLi	SCK, SIN	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}$	tмськ*3 + 190	_	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tslixi	SCK, SIN		0	_	ns
Serial clock "H" pulse width	tshsl	SCK		3 tmclk*3 – tr	_	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK		<b>t</b> мськ <sup>*3</sup> + 95	_	ns
SCK $\uparrow \rightarrow$ SOT delay time	<b>t</b> shove	SCK, SOT	External clock		2 <b>t</b> мськ* <sup>3</sup> + 95	ns
$Valid\:SIN\toSCK{\downarrow}$	tivsle	SCK, SIN	operation output pin :	190	_	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tslixe	SCK, SIN	C∟ = 80 pF + 1 TTL	tмськ <sup>*3</sup> + 95	_	ns
SCK fall time	t⊧	SCK			10	ns
SCK rise time	tR	SCK			10	ns


\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

\*3: See " (2) Source Clock/Machine Clock" for tMCLK.








# Sampling is executed at the rising edge of the sampling $clock^{*1}$ , and serial clock delay is enabled<sup>\*2</sup>. (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

		•	$(Vcc = 5.0 V \pm 10\%, V)$	/ss = 0.0 V, Ta =	= - 40 °C to +	85 °C)
Parameter	Symbol	Pin name	Condition	Val	ue	Unit
Farameter			Condition	Min	Max	
Serial clock cycle time	tscyc	SCK		5 tмськ* <sup>3</sup>	_	ns
$SCK^{\uparrow} \rightarrow SOT$ delay time	tsнovi	SCK, SOT	Internal clock	- 95	+ 95	ns
$Valid\:SIN\toSCK{\downarrow}$	tivsLi	SCK, SIN	operation output pin :	tмськ*3 + 190		ns
SCK $\downarrow \rightarrow$ valid SIN hold time	tslixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns
$SOT \to SCK \downarrow delay \ time$	tsovli	SCK, SOT			4 <b>t</b> мськ* <sup>3</sup>	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See " (2) Source Clock/Machine Clock" for tmclk.




# Sampling is executed at the falling edge of the sampling $clock^{*1}$ , and serial clock delay is enabled<sup>\*2</sup>. (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

		•	$(Vcc = 5.0 V \pm 10\%, V)$	/ss = 0.0 V, Ta =	= - 40 °C to +	85 °C)
Parameter	Symbol	Pin name	Condition	Val	ue	Unit
Parameter	Symbol		Condition	Min	Max	
Serial clock cycle time	tscyc	SCK		5 tмськ* <sup>3</sup>	_	ns
SCK $\downarrow \rightarrow$ SOT delay time	tslovi	SCK, SOT	Internal clock	- 95	+ 95	ns
$Valid\;SIN\toSCK\uparrow$	tıvsнı	SCK, SIN	operating output pin :	tмськ* <sup>3</sup> + 190		ns
$SCK^{\uparrow} \rightarrow valid SIN hold time$	tshixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns
$SOT \to SCK^\uparrow$ delay time	tsovнı	SCK, SOT			4 <b>t</b> мськ* <sup>3</sup>	ns

\*1:There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See " (2) Source Clock/Machine Clock" for tMCLK.




### (7) Low-voltage Detection

(Vss = 0.0 V, T\_A =  $-40 \ ^{\circ}C$  to  $+85 \ ^{\circ}C$ )

Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Unit	nemarks
Release voltage	V <sub>DL+</sub>	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V <sub>DL-</sub>	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	VHYS	70	100		mV	
Power supply start voltage	Voff			2.3	V	
Power supply end voltage	Von	4.9			V	
Power supply voltage change time (at power supply rise)		1			μs	Slope of power supply that the reset release signal generates
	tr	_	3000		μs	Slope of power supply that the reset release signal generates within the rating (V <sub>DL+</sub> )
Power supply voltage		300			μs	Slope of power supply that the reset detection signal generates
change time (at power supply fall)	tr	_	300		μs	Slope of power supply that the reset detection signal generates within the rating (V <sub>DL</sub> .)
Reset release delay time	t <sub>d1</sub>			300	μs	
Reset detection delay time	t <sub>d2</sub>	—		20	μs	

### PRELIMINARY



Downloaded from Elcodis.com electronic components distributor

### 5. A/D Converter

### (1) A/D Converter Electrical Characteristics


<i></i>				
(Vcc = 4.0 V t)	0 5.5 V, Vss =	$0.0 V, I_A =$	-40 °C to	+ 85 °C)


		Value				
Parameter	Symbol	Value				Remarks
		Min	Тур	Max		
Resolution			—	10	bit	
Total error		- 3		+ 3	LSB	
Linearity error		– 2.5		+ 2.5	LSB	
Differential linear error		- 1.9		+ 1.9	LSB	
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	V	
Full-scale transition voltage	VFST	Vcc – 4.5 LSB	Vcc – 2 LSB	Vcc + 0.5 LSB	V	
Compare time —		0.9		16500	μs	$4.5 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$
		1.8		16500	μs	$4.0 \text{ V} \le \text{Vcc} < 4.5 \text{ V}$
Sampling time		0.6		œ	μs	4.5 V $\leq$ Vcc $\leq$ 5.5 V, with external impedance < 5.4 k $\Omega$
		1.2	_	œ	μs	$\begin{array}{l} 4.0 \ V \leq Vcc \leq 4.5 \ V, \\ \text{with external} \\ \text{impedance} < 2.4 \ k\Omega \end{array}$
Analog input current	Iain	- 0.3		+ 0.3	μA	
Analog input voltage	VAIN	Vss		Vcc	V	

#### (2) Notes on Using the A/D Converter

#### • External impedance of analog input and its sampling time

 The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





#### • A/D conversion error


As IVcc - Vssl decreases, the A/D conversion error increases proportionately.

#### (3) Definitions of A/D Converter Terms

• Resolution It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

- Linearity error (unit : LSB)
   It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" ← → "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" ← → "11 1111 1110") of the same device.
- Differential linear error (unit : LSB) It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.




FUĬĪTSU

### PRELIMINARY

## MB95200H/210H Series

(Continued)



Parameter	Value		Unit	Remarks		
Faidilielei	Min	Тур	Max	Omt		
Chip erase time		<b>1</b> *1	15* <sup>2</sup>	S	00 <sup>H</sup> programming time prior to erasure is excluded.	
Byte programming time		32	3600	μs	System-level overhead is excluded.	
Erase/program voltage	9.5	10	10.5	V	The erase/program voltage must be applied to the RSTX pin in erase/program.	
Erase/program cycle		100000		cycle		
Power supply voltage at erase/ program	4.5		5.5	V		
Flash memory data retention time	20* <sup>3</sup>			year	Average $T_A = +85 \ ^{\circ}C$	

### 6. Flash Memory Program/Erase Characteristics

\*1:  $T_A$  = +25 °C, Vcc = 5.0 V, 100000 cycles

\*2:  $T_A = +85 \ ^{\circ}C$ ,  $V_{CC} = 4.5 \ V$ , 100000 cycles

\*3: This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test by using the Arrhenius equation with the average temperature being +85  $^{\circ}$ C).




### ■ MASK OPTIONS


Part Number No.		MB95F204H MB95F203H MB95F202H MB95F214H MB95F213H MB95F212H	MB95F204K MB95F203K MB95F202K MB95F214K MB95F213K MB95F212K	
	Selection Method	Setting disabled	Setting disabled	
1	<ul> <li>Low-voltage detection reset</li> <li>With low-voltage detection reset</li> <li>Without low-voltage detection reset</li> </ul>	Without low-voltage detection reset	With low-voltage detection reset	
2	<ul><li>Reset</li><li>With dedicated reset input</li><li>Without dedicated reset input</li></ul>	With dedicated reset input	Without dedicated reset input	

### ■ ORDERING INFORMATION

Part Number	Package
MB95F204HP-G-SH-SNE2 MB95F204KP-G-SH-SNE2 MB95F203HP-G-SH-SNE2 MB95F203KP-G-SH-SNE2 MB95F202HP-G-SH-SNE2 MB95F202KP-G-SH-SNE2	24-pin plastic SDIP (DIP-24P-M07)
MB95F204HPF-G-SNE2 MB95F204KPF-G-SNE2 MB95F203HPF-G-SNE2 MB95F203KPF-G-SNE2 MB95F202HPF-G-SNE2 MB95F202KPF-G-SNE2	20-pin plastic SOP (FPT-20P-M09)
MB95F214HPH-G-SNE2 MB95F214KPH-G-SNE2 MB95F213HPH-G-SNE2 MB95F213KPH-G-SNE2 MB95F212HPH-G-SNE2 MB95F212KPH-G-SNE2	8-pin plastic DIP (DIP-8P-M03)
MB95F214HPF-G-SNE2 MB95F214KPF-G-SNE2 MB95F213HPF-G-SNE2 MB95F213KPF-G-SNE2 MB95F212HPF-G-SNE2 MB95F212KPF-G-SNE2	8-pin plastic SOP (FPT-8P-M08)

### ■ PACKAGE DIMENSIONS






Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/


(Continued)

## PRELIMINARY

# MB95200H/210H Series

### (Continued)







Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

DS07-12623-1E

### (Continued)






Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/


(Continued)

## PRELIMINARY

# MB95200H/210H Series

### (Continued)





Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/

DS07-12623-1E

### **FUJITSU MICROELECTRONICS LIMITED**

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fmk.fujitsu.com/

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. 151 Lorong Chuan, #05-08 New Tech Park, Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/tw

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in

nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Strategic Business Development Dept.