8-bit Proprietary Microcontrollers

CMOS

F²MC-8FX MB95100A Series

MB95107A/F108AS/F108AW/R107A/D108AS/ MB95D108AW/FV100B-101

■ DESCRIPTION

The MB95100A series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

■ FEATURE

- F2MC-8FX CPU core
 - Instruction set optimized for controllers
 - Multiplication and division instructions
 - 16-bit arithmetic operations
 - · Bit test branch instruction
 - Bit manipulation instructions etc.
- Clock
 - Main clock
 - Main PLL clock
 - Sub clock (for dual clock product)
 - Sub PLL clock (for dual clock product)

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL: http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

- Timer
 - 8/16-bit compound timer × 2 channels
 - 16-bit reload timer
 - 8/16-bit PPG × 2 channels
 - 16-bit PPG × 2 channels
 - Timebase timer
 - Watch prescaler (for dual clock product)
- FRAM

2K bytes FRAM is loaded (MB95R107A/MB95D108AS/MB95D108AW only)

- LIN-UART
 - Full duplex double buffer
 - Clock asynchronous or clock synchronous serial data transfer capable
- UART/SIO
 - Full duplex double buffer
 - Clock asynchronous or clock synchronous serial data transfer capable
- I2C*

Built-in wake-up function

- External interrupt
 - Interrupt by edge detection (rising, falling, or both edges can be selected)
 - Can be used to recover from low-power consumption (standby) modes.
- 8/10-bit A/D converter

8-bit or 10-bit resolution can be selected.

- Low-power consumption (standby) mode
 - Stop mode
 - Sleep mode
 - Watch mode (for dual clock product)
 - Timebase timer mode
- I/O port
 - The number of maximum ports
 - Single clock product : 55 ports
 - Dual clock product : 53 ports
 - Port configuration
 - General-purpose I/O ports (N-ch open drain) : 6 ports
 - General-purpose I/O ports (CMOS) : Single-clock product : 49 ports

 Dual-clock product : 47 ports
- *: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PRODUCT LINEUP

Pa	Part number	MB95107A	MB95F108AS/ MB95F108AW	MB95R107A*3	MB95D108AS/ MB95D108AW	
Ту	pe	MASK ROM product	Flash memory product	MASK ROM product	Flash memory product	
RC	OM capacity	48K bytes	60K bytes	48K bytes	60K bytes	
RA	M capacity		2K I	oytes		
FR	AM capacity	ľ	No	2K	bytes	
Re	set output		N	No .		
Option*4	Clock system	Selectable Single/Dual clock*1	Single/Dual clock*2	Selectable Single/Dual clock*1	Single/Dual clock*2	
Opti	Low voltage detection reset		N	No		
СР	PU functions	Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8, and 16 bits Minimum instruction execution time : 0.1 μs (at machine clock frequency 10 MHz) Interrupt processing time : 0.9 μs (at machine clock frequency 10 MHz)				
	General purpose I/O ports	 Single clock product : 55 ports (N-ch open drain : 6 ports, CMOS : 49 ports) Dual clock product : 53 ports (N-ch open drain : 6 ports, CMOS : 47 ports) 				
	Timebase timer	Interrupt cycle: 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz)				
	Watchdog timer	Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms At sub oscillation clock 32.768 kHz (for dual clock product) : Min 250 ms				
	Wild register	Capable of replacing	3 bytes of ROM data			
pheral functions	I ² C	Master/slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function				
Periph	UART/SIO	Data transfer capable in UART/SIO Full duplex double buffer, Variable data length (5/6/7/8-bit), built-in baud rate generator Transfer rate: 2400 bps to 1250000 bps (at machine clock 10 MHz) NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock synchronous (SIO) or clock asynchronous (UART) serial data transfer capable				
	LIN-UART	Dedicated reload timer allowing a wide range of communication speeds to be set.				

(Continued)

Pa	Part number rameter	MB95107A	MB95F108AS/ MB95F108AW	MB95R107A*3	MB95D108AS/ MB95D108AW			
	8/10-bit A/D converter (12 channels)	8-bit or 10-bit resolution can be selected.						
	Two clock modes and two counter operating modes can be selected. Square wave output Count clock: 7 internal clocks and external clock can be selected. Counter operating mode: reload mode or one-shot mode can be selected.							
ctions	8/16-bit compound timer (2 channels)	Each channel of the timer can be used as "8-bit timer \times 2 channels" or "16-bit timer \times 1 channel". Built-in timer function, PWC function, PWM function, capture function and square waveform output Count clock : 7 internal clocks and external clock can be selected.						
form output Count clock : 7 internal clocks and external clock can be selected. 16-bit PPG (2 channels) PWM mode or one-shot mode can be selected. Counter operating clock : Eight selectable clock sources Support for external trigger start Each channel of the PPG can be used as "8-bit PPG × 2 channels" obeypage."								
Perip	8/16-bit PPG (2 channels)	Channel"						
	Watch counter (for dual clock product) Count clock: Four selectable clock sources (125 ms, 250 ms, 500 ms, or 1 s) Counter value can be set from 0 to 63. (Capable of counting for 1 minute when set clock source 1 second and setting counter value to 60)							
	Watch prescaler (for dual clock product)	4 selectable interval times (125 ms, 250 ms, 500 ms, or 1 s)						
	External interrupt (12 channels) Interrupt by edge detection (rising, falling, or both edges can be selected.) Can be used to recover from standby modes.							
Sta	Standby mode Sleep, stop, watch (for dual clock product), and timebase timer							

^{*1 :} Specify clock mode when ordering MASK ROM.

Note: Part number of the evaluation device in MB95100A series is MB95FV100B-101. When using it, the MCU board (MB2146-301) is required.

^{*2:} MB95F108AS/MB95D108AS is single clock and MB95F108AW/MB95D108AW is dual clock.

^{*3:} This device is under development.

^{*4 :} For details of option, refer to "■ MASK OPTION".

■ SELECT OF OSCILLATION STABILIZATION WAIT TIME (MASK ROM PRODUCT ONLY)

For the MASK ROM product, you can set the mask option when ordering MASK ROM to select the initial value of main clock oscillation stabilization wait time from among the following four values.

Note that the evaluation and Flash memory products are fixed their initial value of main clock oscillation stabilization wait time at the maximum value.

Select of oscillation stabilization wait time	Remarks
(2 ² – 2) /Fcн	0.5 μs (at main oscillation clock 4 MHz)
(2 ¹² – 2) / F сн	Approx. 1.02 ms (at main oscillation clock 4 MHz)
(2 ¹³ – 2) /Fсн	Approx. 2.05 ms (at main oscillation clock 4 MHz)
(2 ¹⁴ – 2) /Fсн	Approx. 4.10 ms (at main oscillation clock 4 MHz)

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95107A MB95R107A	MB95F108AS MB95D108AS	MB95F108AW MB95D108AW	MB95FV100B-101
FPT-64P-M03	0	0	0	×
FPT-64P-M09	0	0	0	×
BGA-224P-M08	×	X	×	0

○ : Available× : Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

Notes on Using Evaluation Products

The evaluation product has not only the functions of the MB95100A series but also those of other products to support software development for multiple series and models of the F2MC-8FX family. The I/O addresses for peripheral resources not used by the MB95100A series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or written unexpectedly).

Note that the values read from barred addresses are different between the evaluation product and the Flash memory or MASK ROM product. Therefore, the data must not be used for software processing.

The evaluation product do not support the functions of some bits in single-byte registers. Read/write access to these bits does not cause hardware malfunctions. The evaluation, Flash memory, and MASK ROM products are designed to behave completely the same way in terms of hardware and software.

Difference of Memory Spaces

If the amount of memory on the evaluation product is different from that of the Flash memory or MASK ROM product, carefully check the difference in the amount of memory from the model to be actually used when developing software.

For details of memory space, refer to "■ CPU CORE".

• Current Consumption

The current consumption of Flash memory product is greater than for MASK ROM product. For details of current consumption, refer to "■ ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, refer to "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".

Operating voltage


The operating voltage are different among the evaluation, Flash memory, and MASK ROM products.

For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS".

Difference between RST and MOD pins

The input type of \overline{RST} and MOD pins is CMOS input on the Flash memory product. The \overline{RST} and MOD pins are hysteresis inputs on the MASK ROM product. A pull - down resistor is provided for the MOD pin of the MASK ROM product.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION


Pin no.	Pin name	I/O circuit type*	Function
1	AVcc	_	A/D converter power supply pin
2	AVR		A/D converter reference input pin
3	PE3/INT13		
4	PE2/INT12	Р	General-purpose I/O port
5	PE1/INT11		The pins are shared with the external interrupt input.
6	PE0/INT10		
7	P83		
8	P82		Company of the state of the sta
9	P81	0	General-purpose I/O port
10	P80		
11	P71/TI0		General-purpose I/O port. The pin is shared with 16 - bit reload timer ch.0 input.
12	P70/TO0	Н	General-purpose I/O port. The pin is shared with 16 - bit reload timer ch.0 output.
13	MOD	В	An operating mode designation pin
14	X0	^	Main clock input oscillation pin
15	X1	Α	Main clock input/output oscillation pin
16	Vss	_	Power supply pin (GND)
17	Vcc	_	Power supply pin
18	PG0	Н	General-purpose I/O port.
19	PG2/X1A	H/A	Single-system product is general-purpose port (PG2). Dual-system product is sub clock input/output oscillation pin (32 kHz).
20	PG1/X0A	п/А	Single-system product is general-purpose port (PG1). Dual-system product is sub clock input oscillation pin (32 kHz).
21	RST	B'	Reset pin
22	P00/INT00		
23	P01/INT01		
24	P02/INT02		
25	P03/INT03		General-purpose I/O port.
26	P04/INT04	С	The pins are shared with external interrupt input. Large current port.
27	P05/INT05		
28	P06/INT06		
29	P07/INT07		
30	P10/UI0	G	General-purpose I/O port. The pin is shared with UART/SIO ch.0 data input.

Pin no.	Pin name	I/O circuit type*	Function
31	P11/UO0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 data output.
32	P12/UCK0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 clock I/O.
33	P13/TRG0/ ADTG	Н	General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D trigger input (ADTG).
34	P14/PPG0		General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 output.
35	P20/PPG00		General-purpose I/O port.
36	P21/PPG01	1	The pins are shared with 8/16-bit PPG ch.0 output.
37	P22/TO00	Н	General-purpose I/O port.
38	P23/TO01	1 ''	The pins are shared with 8/16-bit compound timer ch.0 output.
39	P24/EC0		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.0 clock input.
40	P50/SCL0		General-purpose I/O port (Except MB95R107A, MB95D108AS, and MB95D108AW) . The pin is shared with I ² C ch.0 clock I/O.
41	P51/SDA0	- I	General-purpose I/O port (Except MB95R107A, MB95D108AS, and MB95D108AW) . The pin is shared with I ² C ch.0 data I/O.
42	P52/PPG1	Н	General-purpose I/O port. The pin is shared with 16-bit PPG ch.1 output.
43	P53/TRG1		General-purpose I/O port. The pin is shared with 16-bit PPG ch.1 trigger input.
44	P60/PPG10		General-purpose I/O port.
45	P61/PPG11		The pins are shared with 8/16-bit PPG ch.1 output.
46	P62/TO10		General-purpose I/O port.
47	P63/TO11		The pins are shared with 8/16-bit compound timer ch.1 output.
48	P64/EC1	К	General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.1 clock input.
49	P65/SCK		General-purpose I/O port. The pin is shared with LIN-UART clock I/O.
50	P66/SOT		General-purpose I/O port. The pin is shared with LIN-UART data output.
51	P67/SIN	L	General-purpose I/O port. The pin is shared with LIN-UART data input.


Pin no.	Pin name	I/O circuit type*	Function
52	P43/AN11		
53	P42/AN10	J	General-purpose I/O port.
54	P41/AN09	J	The pins are shared with A/D converter analog input.
55	P40/AN08		
56	P37/AN07		
57	P36/AN06		
58	P35/AN05		
59	P34/AN04	J	General-purpose I/O port.
60	P33/AN03	J	The pins are shared with A/D converter analog input.
61	P32/AN02		
62	P31/AN01		
63	P30/AN00		
64	AVss		A/D converter power supply pin (GND)

^{* :} For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
ı	Standby control Digital outp CMOS input Hysteresis input	MB95D108AW, and MB95R107A.
J	Pull-up control P-ch Digital outp N-ch Analog input	
	A/D control Hysteresis Standby control input	
К	P-ch Digital output Digital output N-ch Hysteresis	
	Standby control input	
L	P-ch Digital outp	Hysteresis input
	Standby control ————————————————————————————————————	ıt
0	N-ch Digital output	N-ch open drain output Hysteresis input
	Standby control Hysteresis input	



■ CAUTION OF USING DEVICES

Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used.

Latch-up may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between Vcc pin and Vss pin.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

Also, take care to prevent the analog power supply voltage (AVcc, AVR) and analog input voltage from exceeding the digital power supply voltage (Vcc) when the analog system power supply is turned on or off.

Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the V_{CC} power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50/60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode.

■ PIN CONNECTION

Treatment of Unused Pin

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage.

Unused input pins should always be pulled up or down through resistance of at least 2 $k\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is an unused output pin, make it open.

Treatment of Power Supply Pins on A/D Converter

Connect to be AVcc = Vcc and AVss = AVR = Vss even if the A/D converter is not in use. Noise riding on the AVcc pin may cause accuracy degradation. So, connect approx. 0.1 μ F ceramic capacitor as a bypass capacitor between AVcc and AVss pins in the vicinity of this device.

Power Supply Pins

In products with multiple $V_{\rm CC}$ or $V_{\rm SS}$ pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between Vcc and Vss pins near this device.

Mode Pin (MOD)

Connect the mode pin directly to Vcc or Vss.

To prevent the device unintentionally entering the test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pins to Vcc or Vss and to provide a low-impedance connection.

Analog Power Supply

Always set the same potential to AVcc and Vcc pins. When Vcc > AVcc, the current may flow through the AN00 to AN11 pins.

Precautions for Use of FRAM

When the device is connected to I^2C external pins (SCL0 and SDA0), the device with the same slave addresses (1010000 $_B$ to 1010111 $_B$) as built-in FRAM cannot be used.

When built-in FRAM is used without connecting the device to I^2C external pins, external pull-up resistor (1.1k Ω or more) should be connected to SCL0 and SDA0.

P50 and P51 cannot be used in MB95R107A, MB95D108AS, and MB95D108AW.

■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER

• Supported Parallel Programmers and Adapters

The following table lists supported parallel programmers and adapters.

Package	Applicable adapter model	Parallel programmers
FPT-64P-M03	TEF110-108F35AP	AF9708 (Ver 02.35G or more) AF9709/B (Ver 02.35G or more)
FPT-64P-M09	TEF110-108F36AP	AF9709/B (Ver 02.33G of more) AF9723+AF9834 (Ver 02.08E or more)

Note: For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: +81-53-428-8380

• Sector Configuration

The individual sectors of flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:

Flash memory	CPU address	Programmer address*	
SA1 (4K bytes)	1000н	710 00 H	
, , ,	1FFFн	71FFF _H	ᆂ
SA2 (4K bytes)	2000н	72000 _H	ower bank
	2FFFн	72FFFн) we
SA3 (4K bytes)	3000н	73000 _H]]
	3FFFн	73FFFн	
SA4 (16K bytes)	4000н	74000н	4
` , ,	7FFFн	77FFFн	
SA5 (16K bytes)	8000н		
	BFFF _H	7BFFFн	
SA6 (4K bytes)	С000н	7С000 _н	논
	CFFFH	7CFFF _H	pa
SA7 (4K bytes)		7 <u>D</u> 000 _н	Upper bank
	DFFFH	7DFFFн	
SA8 (4K bytes)	Е000н	7Ē00Он	
	EFFFH	7EFFF _H	
SA9 (4K bytes)	F000H	7F000H	
, - ,	<u>FFFF</u> +	7FFFF _H	


^{*:} Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in flash memory.

Programming Method

- 1) Set the type code of the parallel programmer to 17226.
- 2) Load program data to parallel programmer addresses 71000H to 7FFFFH.
- 3) Programmed by parallel programmer

■ BLOCK DIAGRAM




- *1 : Single clock product is general-purpose port, and dual clock product is sub clock oscillation pin.
- *2: P50 and P51 cannot be used in MB95R107A, MB95D108AS, and MB95D108AW.
- *3: MB95R107A, MB95D108AS, and MB95D108AW only

■ CPU CORE

1. Memory space

Memory space of the MB95100A series is 64K bytes and consists of I/O area, data area, and program area. The memory space includes special - purpose areas such as the general - purpose registers and vector table. Memory map of the MB95100A series is shown below.



2. Register

The MB95100A series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC) : A 16-bit register to indicate locations where instructions are stored

Accumulator (A) : A 16-bit register for temporary storage of arithmetic operations. In the case of

an 8-bit data processing instruction, the lower 1 byte is used.

Temporary accumulator (T) : A 16-bit register which performs arithmetic operations with the accumulator.

In the case of an 8-bit data processing instruction, the lower 1 byte is used.


Index register (IX) : A 16-bit register for index modification

Extra pointer (EP) : A 16-bit pointer to point to a memory address


Stack pointer (SP) : A 16-bit register to indicate a stack area

Program status (PS) : A 16-bit register for storing a register bank pointer, a direct bank pointer, and

a condition code register



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:

 Rule for Conversion of Actual Addresses in the General-purpose Register Area RP upper OP code lower "1" R4 R3 R2 R1 R0 b2 b1 b0 ¥ ¥ ¥ Generated address A₁₅ A14 A13 A12 A11 Α9 Α8 Α7 A6 A5 Α4 АЗ A2 Α1 A0

The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080_H to 00FF_H.

Direct bank pointer (DP2 to DP0)	Specified address area	Mapping area
XXX _B (no effect to mapping)	0000н to 007Fн	0000н to 007Fн (without mapping)
000 _B (initial value)		0080н to 00FFн (without mapping)
001в		0100н to 017Fн
010в		0180н to 01FFн
011в	0000to 0055	0200н to 027Fн
100в	0080н to 00FFн	0280н to 02FFн
101в		0300н to 037Fн
110в		0380н to 03FFн
111в		0400н to 047Fн

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.

Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0".

The flag is cleared to "0" when reset.

IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level

is higher than the value indicated by these bits.

IL1	IL0	Interrupt level	Priority
0	0	0	High
0	1	1	↑
1	0	2	<u> </u>
1	1	3	Low = no interruption

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is set to "0".

Dit is set to 0

Z flag : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise.

V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0"

otherwise.


C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared

to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8-register. Up to a total of 32 banks can be used on the MB95100A series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7).



■ FRAM

Slave address of FRAM

FRAM operates as one of the slave devices connected to the I²C, and the I²C is used to read from or write to FRAM. When data is transferred by the I²C, the slave address of FRAM is shown below.


		Slave ac	R/W bit	
Slave ID (4 bits)			Page select bit* (3 bits)	(1 bit)
1 0	1	0	000 _B : page 0 001 _B : page 1 010 _B : page 2 011 _B : page 3 100 _B : page 4 101 _B : page 5 110 _B : page 6 111 _B : page 7	0 : at write 1 : at read


^{*:} Page select bit: Set the value corresponding to the accessed page

• Memory configuration of FRAM

The capacitance of the built-in FRAM is 2 Kbytes. The memory configuration of FRAM consists of 8 pages as follows. The capacitance of each page is 256 bytes.

Page	Address	Capacitance
0	00н to FFн	256 bytes
1	00н to FFн	256 bytes
2	00н to FFн	256 bytes
3	00н to FFн	256 bytes
4	00н to FFн	256 bytes
5	00н to FFн	256 bytes
6	00н to FFн	256 bytes
7	00н to FFн	256 bytes





Notes: • When the device is connected to I²C external pins (SCL0 and SDA0), the device with the same addresses (1010000_B to 1010111_B) as built-in FRAM cannot be used.

- When FRAM is used without connecting the device built into the pull-up resistor to I^2C external pins, external pull-up resistor (1.1 k Ω or more) should be connected to SCL0 and SDA0.
- P50 and P51 cannot be used in MB95R107A, MB95D108AS, and MB95D108AW.

■ I/O MAP

Address	Register abbreviation Register name		R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	00000000в
0002н	PDR1	Port 1 data register	R/W	00000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(Disabled)		_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	PLLC	PLL control register	R/W	0000000в
0007н	SYCC	System clock control register	R/W	1010Х011в
0008н	STBC	Standby control register	R/W	0000000В
0009н	RSRR	Reset source register	R	XXXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000В
000Сн	WDTC	Watchdog timer control register	R/W	0000000В
000Дн	_	(Disabled)	_	_
000Ен	PDR2	Port 2 data register	R/W	0000000В
000Fн	DDR2	Port 2 direction register	R/W	0000000в
0010н	PDR3	Port 3 data register	R/W	0000000В
0011н	DDR3	Port 3 direction register	R/W	0000000В
0012н	PDR4	Port 4 data register	R/W	0000000В
0013н	DDR4	Port 4 direction register	R/W	0000000В
0014н	PDR5	Port 5 data register	R/W	0000000В
0015н	DDR5	Port 5 direction register	R/W	0000000в
0016н	PDR6	Port 6 data register	R/W	0000000В
0017н	DDR6	Port 6 direction register	R/W	0000000В
0018н	PDR7	Port 7 data register	R/W	0000000В
0019н	DDR7	Port 7 direction register	R/W	0000000в
001Ан	PDR8	Port 8 data register	R/W	0000000В
001Вн	DDR8	Port 8 direction register	R/W	0000000В
001Сн				
to 0025н	_	(Disabled)	_	_
0026н	PDRE	Port E data register	R/W	0000000В
0027н	DDRE	Port E direction register	R/W	0000000В
0028н, 0029н	_	(Disabled)	_	_
002Ан	PDRG	Port G data register	R/W	0000000в

Address	Register abbreviation	Register name	R/W	Initial value
002Вн	DDRG	Port G direction register	R/W	0000000В
002Сн	_	(Disabled)		_
002Dн	PUL1	Port 1 pull - up register	R/W	0000000В
002Ен	PUL2	Port 2 pull - up register	R/W	0000000В
002Fн	PUL3	Port 3 pull - up register	R/W	0000000В
0030н	PUL4	Port 4 pull - up register	R/W	0000000в
0031н	PUL5	Port 5 pull - up register	R/W	0000000В
0032н	PUL7	Port 7 pull - up register	R/W	0000000В
0033н	_	(Disabled)		_
0034н	PULE	Port E pull - up register	R/W	0000000В
0035н	PULG	Port G pull - up register	R/W	0000000В
0036н	T01CR1	8/16-bit compound timer 01 control status register 1 ch.0	R/W	0000000В
0037н	T00CR1	8/16-bit compound timer 00 control status register 1 ch.0	R/W	0000000В
0038н	T11CR1	8/16-bit compound timer 11 control status register 1 ch.1	R/W	0000000В
0039н	T10CR1	8/16-bit compound timer 10 control status register 1 ch.1	R/W	0000000В
003Ан	PC01	8/16-bit PPG1 control register ch.0	R/W	0000000в
003Вн	PC00	8/16-bit PPG0 control register ch.0	R/W	0000000в
003Сн	PC11	8/16-bit PPG1 control register ch.1	R/W	0000000В
003Dн	PC10	8/16-bit PPG0 control register ch.1	R/W	0000000В
003Ен	TMCSRH0	16-bit reload timer control status register (Upper byte) ch.0	R/W	0000000В
003Fн	TMCSRL0	16-bit reload timer control status register (Lower byte) ch.0	R/W	0000000в
0040н, 0041н	_	(Disabled)	_	_
0042н	PCNTH0	16-bit PPG control status register (Upper byte) ch.0	R/W	0000000В
0043н	PCNTL0	16-bit PPG control status register (Lower byte) ch.0	R/W	0000000В
0044н	PCNTH1	16-bit PPG control status register (Upper byte) ch.1	R/W	0000000В
0045н	PCNTL1	16-bit PPG control status register (Lower byte) ch.1	R/W	0000000В
0046н, 0047н	_	(Disabled)		_
0048н	EIC00	External interrupt circuit control register ch.0/ch.1	R/W	0000000В
0049н	EIC10	External interrupt circuit control register ch.2/ch.3	R/W	0000000В
004Ан	EIC20	External interrupt circuit control register ch.4/ch.5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch.6/ch.7	R/W	0000000В
004Сн	EIC01	External interrupt circuit control register ch.8/ch.9	R/W	0000000в
004Дн	EIC11	External interrupt circuit control register ch10/ch.11	R/W	0000000в

Address	Register abbreviation	Register name	R/W	Initial value
004Ен, 004Fн	_	(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART reception/transmission data register	R/W	00000000в
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XX _B
0056н	SMC10	UART/SIO serial mode control register 1 ch.0	R/W	00000000в
0057н	SMC20	UART/SIO serial mode control register 2 ch.0	R/W	00100000в
0058н	SSR0	UART/SIO serial status register ch.0	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register ch.0	R/W	00000000в
005Ан	RDR0	UART/SIO serial input data register ch.0	R	00000000в
005Вн to 005Fн	_	(Disabled)	_	_
0060н	IBCR00	I ² C bus control register 0 ch.0	R/W	00000000в
0061н	IBCR10	I ² C bus control register 1 ch.0	R/W	00000000в
0062н	IBSR0	I ² C bus status register ch.0	R	00000000в
0063н	IDDR0	I ² C data register ch.0	R/W	00000000в
0064н	IAAR0	I ² C address register ch.0	R/W	00000000в
0065н	ICCR0	I ² C clock control register ch.0	R/W	00000000в
0066н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000
006Дн	ADC2	8/10-bit A/D converter control register 2	R/W	00000000в
006Ен	ADDH	8/10-bit A/D converter data register (Upper byte)	R/W	0000000в
006Fн	ADDL	8/10-bit A/D converter data register (Lower byte)	R/W	00000000в
0070н	WCSR	Watch counter status register	R/W	0000000
0071н	_	(Disabled)		_
0072н	FSR	FLASH memory status register	R/W	000Х0000в
0073н	SWRE0	FLASH memory sector writing control register 0	R/W	0000000
0074н	SWRE1	FLASH memory sector writing control register 1	R/W	0000000В
0075н	_	(Disabled)	_	_
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	00000000в

Address	Register abbreviation	Register name	R/W	Initial value
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111в
007Ан	ILR1	Interrupt level setting register 1	R/W	11111111в
007Вн	ILR2	Interrupt level setting register 2	R/W	11111111в
007Сн	ILR3	Interrupt level setting register 3	R/W	11111111в
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111В
007Ен	ILR5	Interrupt level setting register 5	R/W	11111111В
007Fн	_	(Disabled)	_	_
0F80н	WRARH0	Wild register address setting register (Upper byte) ch.0	R/W	0000000
0F81н	WRARL0	Wild register address setting register (Lower byte) ch.0	R/W	0000000в
0F82н	WRDR0	Wild register data setting register ch.0	R/W	0000000
0F83н	WRARH1	Wild register address setting register (Upper byte) ch.1	R/W	00000000в
0F84н	WRARL1	Wild register address setting register (Lower byte) ch.1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch.1	R/W	00000000В
0F86н	WRARH2	Wild register address setting register (Upper byte) ch.2	R/W	00000000в
0F87н	WRARL2	Wild register address setting register (Lower byte) ch.2	R/W	00000000в
0F88н	WRDR2	Wild register data setting register ch.2	R/W	0000000
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit compound timer 01 control status register 0 ch.0	R/W	00000000в
0F93н	T00CR0	8/16-bit compound timer 00 control status register 0 ch.0	R/W	00000000в
0F94н	T01DR	8/16-bit compound timer 01 data register ch.0	R/W	00000000
0F95н	T00DR	8/16-bit compound timer 00 data register ch.0	R/W	0000000
0F96н	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch.0	R/W	00000000в
0F97н	T11CR0	8/16-bit compound timer 11 control status register 0 ch.1	R/W	0000000В
0F98н	T10CR0	8/16-bit compound timer 10 control status register 0 ch.1	R/W	00000000В
0F99н	T11DR	8/16-bit compound timer 11 data register ch.1	R/W	00000000в
0F9Ан	T10DR	8/16-bit compound timer 10 data register ch.1	R/W	00000000в
0F9Вн	TMCR1	8/16-bit compound timer 10/11 timer mode control register ch.1	R/W	00000000в
0F9Сн	PPS01	8/16-bit PPG1 cycle setting buffer register ch.0	R/W	11111111в
0F9Dн	PPS00	8/16-bit PPG0 cycle setting buffer register ch.0	R/W	11111111в
0F9Eн	PDS01	8/16-bit PPG1 duty setting buffer register ch.0	R/W	11111111В
0F9Fн	PDS00	8/16-bit PPG0 duty setting buffer register ch.0	R/W	11111111в

Address	Register abbreviation	Register name	R/W	Initial value
0FА0н	PPS11	8/16-bit PPG1 cycle setting buffer register ch.1	R/W	11111111в
0FA1н	PPS10	8/16-bit PPG0 cycle setting buffer register ch.1	R/W	11111111В
0FA2н	PDS11	8/16-bit PPG1 duty setting buffer register ch.1	R/W	11111111В
0FА3н	PDS10	8/16-bit PPG0 duty setting buffer register ch.1	R/W	11111111В
0FA4н	PPGS	8/16-bit PPG start register	R/W	0000000В
0FA5н	REVC	8/16-bit PPG output inversion register	R/W	0000000В
0FA6н	TMRH0/ TMRLRH0	16-bit timer register (Upper byte) ch.0/ 16-bit reload register (Upper byte) ch.0	R/W	00000000в
0FA7н	TMRL0/ TMRLRL0	16-bit timer register (Lower byte) ch.0/ 16-bit reload register (Lower byte) ch.0	R/W	0000000В
0FA8н, 0FA9н		(Disabled)	_	_
0ҒААн	PDCRH0	16-bit PPG down counter register (Upper byte) ch.0	R	0000000В
0ҒАВн	PDCRL0	16-bit PPG down counter register (Lower byte) ch.0	R	0000000В
0FАСн	PCSRH0	16-bit PPG cycle setting buffer register (Upper byte) ch.0	R/W	11111111в
0FADн	PCSRL0	16-bit PPG cycle setting buffer register (Lower byte) ch.0	R/W	11111111в
0FAEн	PDUTH0	16-bit PPG duty setting buffer register (Upper byte) ch.0	R/W	11111111в
0FAFн	PDUTL0	16-bit PPG duty setting buffer register (Lower byte) ch.0	R/W	11111111в
0FB0н	PDCRH1	16-bit PPG down counter register (Upper byte) ch.1	R	0000000В
0FB1н	PDCRL1	16-bit PPG down counter register (Lower byte) ch.1	R	0000000В
0FB2н	PCSRH1	16-bit PPG cycle setting buffer register (Upper byte) ch.1	R/W	11111111в
0FВ3н	PCSRL1	16-bit PPG cycle setting buffer register (Lower byte) ch.1	R/W	11111111в
0FB4н	PDUTH1	16-bit PPG duty setting buffer register (Upper byte) ch.1	R/W	11111111в
0FB5н	PDUTL1	16-bit PPG duty setting buffer register (Lower byte) ch.1	R/W	11111111В
0FB6н to 0FBBн	_	(Disabled)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0FВЕн	PSSR0	UART/SIO dedicated baud rate generator prescaler select register ch.0	R/W	00000000в
0FBFн	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch.0		00000000в
0FC0н, 0FC1н		(Disabled)	_	_
0FС2н	AIDRH	A/D input disable register (Upper byte)	R/W	0000000В
0FС3н	AIDRL	A/D input disable register (Lower byte)	R/W	0000000В

(Continued)

(Continuou)	/			
Address	Register abbreviation	Register name	R/W	Initial value
0FC4н to 0FE2н	_	(Disabled)	_	_
0FE3н	WCDR	Watch counter data register	R/W	00111111в
0FE4н to 0FEDн	_	(Disabled)	_	_
0FEEн	ILSR	Input level select register	R/W	0000000В
0FEF _H	WICR	Interrupt pin control register	R/W	01000000в
0FF0н to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable/Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to the "(Disabled)". Reading the "(Disabled)" returns an undefined value.

■ INTERRUPT SOURCE TABLE

	Interrupt	Vector tab	le address	Bit name of	Same level
Interrupt source	request number	Upper	Lower	interrupt level setting register	priority order (atsimultaneous occurrence)
External interrupt ch.0	IRQ0	FFFA⊦	FFFB⊦	L00 [1 : 0]	High
External interrupt ch.4	IIIQU	IIIAH	IIIDH	L00 [1 . 0]	A
External interrupt ch.1	IRQ1	FFF8 _H	FFF9 _H	L01 [1 : 0]	1
External interrupt ch.5	INQI	ГГГОН	ГГГЭН	LOT [1.0]	
External interrupt ch.2	IRQ2	FFF6 _H	FFF7 _H	L02 [1 : 0]	
External interrupt ch.6	IRQZ	ГГГОН	ГГГ/Н	L02 [1 . 0]	
External interrupt ch.3	IRQ3	FFF4 _H	FFF5 _H	1 02 [4 · 0]	
External interrupt ch.7	IRQS		ГГГЭН	L03 [1 : 0]	
UART/SIO ch.0	IRQ4	FFF2 _H	FFF3 _H	L04 [1:0]	
8/16-bit compound timer ch.0 (Lower)	IRQ5	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit compound timer ch.0 (Upper)	IRQ6	FFEEH	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ8	FFEAH	FFEBH	L08 [1:0]	
8/16-bit PPG ch.1 (Lower)	IRQ9	FFE8 _H	FFE9⊦	L09 [1:0]	
8/16-bit PPG ch.1 (Upper)	IRQ10	FFE6 _H	FFE7 _H	L10 [1 : 0]	
16-bit reload timer ch.0	IRQ11	FFE4 _H	FFE5 _H	L11 [1 : 0]	
8/16-bit PPG ch.0 (Upper)	IRQ12	FFE2 _H	FFE3 _H	L12 [1 : 0]	
8/16-bit PPG ch.0 (Lower)	IRQ13	FFE0 _H	FFE1 _H	L13 [1 : 0]	
8/16-bit compound timer ch.1 (Upper)	IRQ14	FFDE _H	FFDF _H	L14 [1 : 0]	
16-bit PPG ch.0	IRQ15	FFDCH	FFDD⊦	L15 [1 : 0]	
I ² C ch.0	IRQ16	FFDA _H	FFDB⊦	L16 [1 : 0]	
16-bit PPG ch.1	IRQ17	FFD8 _H	FFD9 _H	L17 [1 : 0]	
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 _H	L18 [1 : 0]	
Timebase timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1 : 0]	
Watch timer/counter	IRQ20	FFD2 _H	FFD3 _H	L20 [1 : 0]	
External interrupt ch.8					
External interrupt ch.9	IDO24	EEDO	FFD1 _H	1 24 [4 . 0]	
External interrupt ch.10	IRQ21	FFD0 _H	FFUIH	L21 [1 : 0]	
External interrupt ch.11					
8/16-bit compound timer ch.1 (Lower)	IRQ22	FFCEH	FFCFH	L22 [1 : 0]	▼
Flash memory	IRQ23	FFCCH	FFCDн	L23 [1 : 0]	Low

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Remarks		
Parameter	Symbol	Min	Max	Unit	Remarks		
Power supply voltage*1	Vcc AVcc	Vss - 0.3	Vss + 4.0	V	*2		
	AVR	Vss - 0.3	Vss + 4.0		*2		
Input voltage*1	VI1	Vss - 0.3	Vss + 4.0	V	Other than P80 to P83*3		
input voitage	V _{I2}	Vss - 0.3	Vss + 6.0	V	P80 to P83		
Output voltage*1	Vo	Vss - 0.3	Vss + 4.0	V	*3		
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	Applicable to pins*4		
Total maximum clamp current	$\Sigma I_{CLAMP} $	_	20	mA	Applicable to pins*4		
"L" level maximum	lo _{L1}		15	m ^	Other than P00 to P07		
output current	l _{OL2}	_	15	mA	P00 to P07		
"L" level average	lolav1		4	mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)		
current	lolav2		12	IIIA	P00 to P07 Average output current = operating current × operating ratio (1 pin)		
"L" level total maximum output current	Σ loL	_	100	mA			
"L" level total average output current	Σ lolav	_	50	mA	Total average output current = operating current × operating ratio (Total of pins)		
"H" level maximum	І он1		– 15	A	Other than P00 to P07		
output current	І ОН2	<u> </u>	– 15	- mA	P00 to P07		
"H" level average	Iонаv1		- 4	m A	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)		
current	Iонаv2		- 8	- mA	P00 to P07 Average output current = operating current × operating ratio (1 pin)		
"H" level total maximum output current	Σ loн	_	- 100	mA			
"H" level total average output current	ΣΙομαν	_	- 50	mA	Total average output current = operating current × operating ratio (Total of pins)		

(Continued)

Parameter	Symbol	Rat	ting	Unit	Remarks	
Farameter	Зупьог	Min	Max	Oilit	Remarks	
Power consumption	Pd	_	320	mW		
Operating temperature	TA	- 40	+ 85	°C		
Storage temperature	Тѕтс	- 55	+ 150	°C	MB95107A, MB95F108AS, MB95F108AW	
Storage temperature	1516	- 40	+ 125		MB95R107A, MB95D108AS, MB95D108AW	

- *1 : The parameter is based on AVss = Vss = 0.0 V.
- *2 : Apply equal potential to AVcc and Vcc. AVR should not exceed AVcc + 0.3 V.
- *3 : V_{11} and Vo should not exceed $V_{CC} + 0.3 \text{ V}$. V_{11} must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_{11} rating.
- *4 : Applicable to pins : P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P52, P53, P70, P71, PE0 to PE3, PG0
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The + B signal is an input signal that exceeds Vcc voltage. The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
 potential may pass through the protective diode and increase the potential at the Vcc pin, and this affects
 other devices.
 - Note that if the +B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the + B input pin open.
 - Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Dovementer	Sym-	Din nama	Condi-	Va	lue	11:4:4	Damarka
Parameter	bol	Pin name	tion	Min	Max	Unit	Remarks
		_	_	1.8*1	3.3		At normal operating, Flash memory product, T _A = -10 °C to +85 °C
		_	_	1.8*1	3.6		At normal operating, MASK ROM product, T _A = -10 °C to +85 °C
		_	_	2.0*1	3.3		At normal operating, Flash memory product, $T_A = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$
	Vcc, AVcc	_	_	2.0*1	3.6		At normal operating, MASK ROM product, T _A = -40 °C to +85 °C
Power supply voltage		_	_	2.7	3.3	V	At normal operating, Flash memory product, at FRAM access, T _A = -40 °C to +85 °C
		_	_	2.7	3.6		At normal operating, MASK ROM product, at FRAM access, T _A = -40 °C to +85 °C
			_	2.6	3.6		MB95FV100B-101 T _A = +5 °C to +35 °C
		_	_	1.5	3.3		Retain status in stop mode, Flash memory product
		_		1.5	3.6		Retain status in stop mode, MASK ROM product
	V _{IH1}	P10, P67	*2	0.7 Vcc	Vcc + 0.3	V	At selecting CMOS input level
"H" level input voltage	V _{IH2}	н2 Р50, Р51	_	0.7 Vcc	Vss + 5.5	V	At selecting CMOS input level MB95F108AS, MB95F108AW, MB95107A, MB95FV100B-101
·				_	Vcc + 0.3		At selecting CMOS input level MB95D108AS, MB95D108AW, MB95R107A

Parameter	Sym- bol	Pin name	Condi- tion	Va	lue	Unit	Remarks	
Parameter				Min	Max	Offic		
"H" level input voltage	Vihs1	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P52, P53, P60 to P67, P70, P71, PE0 to PE3, PG0, PG1*3, PG2*3	*2	0.8 Vcc	Vcc + 0.3	V	Hysteresis input	
	V _{IHS2}	P80 to P83	*2	0.8 Vcc	Vss + 5.5	>	Hysteresis input	
	V _{IHS3}	P50, P51	_	0.8 Vcc	Vss + 5.5	V	Hysteresis input MB95F108AS, MB95F108AW, MB95107A, MB95FV100B-101	
					Vss + 5.0		Hysteresis input MB95D108AS, MB95D108AW, MB95R107A	
	Vінм	RST, MOD		0.7 Vcc	Vcc + 0.3	V	CMOS input (Flash memory product)	
			_	0.8 Vcc	Vcc + 0.3	V	Hysteresis input (Mask ROM product)	
"L" level input voltage	VIL	P10, P50, P51, P67	*2	Vss - 0.3	0.3 Vcc	٧	At selecting CMOS input level (Hysteresis input)	
	VILS	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, P60 to P67, P70, P71, P80 to P83, PE0 to PE3, PG0,PG1*3, PG2*3	*2	Vss – 0.3	0.2 Vcc	V	Hysteresis input	
	VILM	RST, MOD	_	Vss - 0.3	0.3 Vcc	V	CMOS input (Flash memory product)	
			_	Vss - 0.3	0.2 Vcc	V	Hysteresis input (Mask ROM product)	
A/D converter reference input voltage	AVR	_	_	1.8	AVcc	٧		
Operating temperature	Та	_	_	- 40	+ 85	°C		

- *1: The values vary with the operating frequency.
- *2: P10, P50, P51, and P67 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR).
- *3: Single clock product only

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V, TA = $-40\ ^{\circ}C$ to $\,+85\ ^{\circ}C)$

Parameter	Sym bol	Pin name	Conditions		Value		Unit	Remarks
		Pili liaille	Conditions	Min	Тур	Max	Onit	
"H" level output voltage	V _{OH1}	Output pin other than P00 to P07	$I_{OH} = -4.0 \text{ mA}$	2.4		_	V	
	V _{OH2}	P00 to P07	Iон = $-8.0 mA$	2.4		_	V	
"L" level output	V _{OL1}	Output pin other than P00 to P07	IoL = 4.0 mA			0.4	V	
voltage	V _{OL2}	P00 to P07	IoL = 12 mA	_		0.4	V	
Open-drain output application voltage	V _{D1}	P80 to P83	_	Vss - 0.3		Vss + 5.5		
	V _{D2}	P50, P51	_	Vss - 0.3	_	Vss + 5.5	٧	MB95F108AS, MB95F108AW, MB95107A
						Vcc + 0.3		MB95D108AS, MB95D108AW, MB95R107A
Input leakage current (Hi-Z output leakage current)	lμ	Port other than P50, P51, P80 to P83	0.0 V < Vı < Vcc	- 5	_	+ 5	μΑ	When the pull-up is prohibition setting
Open-drain output leakage current	ILIOD	P50, P51, P80 to P83	0.0 V < V _I < V _{SS} + 5.5 V	_		+ 5	μΑ	
Pull-up resistor	Rpull	P10 to P14, P20 to P24, P30 to P37, P40 to P43, P52, P53, P70, P71, PE0 to PE3, PG0, PG1*1, PG2*1	Vı = 0.0 V	25	50	100	kΩ	When the pull-up is permission setting
Pull-down resistor	Rмор	MOD	Vı = Vcc	25	50	100	kΩ	MASK ROM product
Input capacitance	Cin	Other than AVcc, AVss, AVR, Vcc, Vss	f = 1 MHz	_	5	15	pF	

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V, T_A = $-40~^{\circ}\text{C}$ to $+85~^{\circ}\text{C})$

Donomoton	Sym-	Din nome	Canditiana		Value		I Imit	Domeste
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
				_	11.0	14.0	mA	MB95F108AS, MB95F108AW
			FcH = 20 MHz	_	7.3	10.0	mA	MB95107A
Icc		FMP = 10 MHz Main clock mode (divided by 2)	_	30.0	35.0	mA	MB95F108AS, MB95F108AW (at Flash memory writing and erasing)	
		Fch = 20 MHz		11.1	15.0	mA	MB95D108AS, MB95D108AW	
			F _{MP} = 10 MHz Main clock mode		7.4	11.0	mA	MB95R107A
		(divided by 2) When FRAM read and write (fscl = 400 kHz)		30	35	mA	MB95D108AS, MB95D108AW (at Flash memory write and erase)	
Power supply current*2	current*2 cloc	Vcc (External clock operation)	F _{CH} = 20 MHz F _{MP} = 10 MHz Main Sleep mode (divided by 2)		4.5	6.0	mA	
	Iccl		$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub clock mode (divided by 2) , $T_{A} = +25 \text{ °C}$		25	35	μΑ	
	IccLs		$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub sleep mode (divided by 2), $T_{A} = +25 \text{ °C}$	_	7	15	μΑ	
	Ісст		F _{CL} = 32 kHz Watch mode		2	10	μА	Flash memory product
	1001		Main stop mode T _A = +25 °C	_	1	5	μΑ	MASK ROM product
	ICCMPLL		F _{CH} = 4 MHz F _{MP} = 10 MHz	_	10	14	mA	Flash memory product
	TOUMPLE		Main PLL mode (multiplied by 2.5)	_	6.7	10.0	mA	MASK ROM product

(Continued)

(Continued)

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V,
$$T_A = -40 \, ^{\circ}\text{C}$$
 to $+85 \, ^{\circ}\text{C}$)

Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
Faranietei	bol	riii iiaiiie	Conditions	Min	Тур	Max	Oilit	Nemarks
clo	Iccspll	Vcc (External	$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 128 \text{ kHz}$ Sub PLL mode (multiplied by 4), $T_{A} = +25 \text{ °C}$		190	250	μА	
	clock operation)	lock FcH = 10 MHz		0.4	0.5	mA		
current*2	Іссн		Sub stop mode $T_A = +25$ °C		1	5	μΑ	
	lΑ		F _{CH} = 10 MHz At operating of A/D conversion		1.3	2.2	mA	
	Іан	AVcc	FcH = 10 MHz At stopping of A/D conversion TA = +25 °C	_	1	5	μΑ	

^{*1 :} Single clock product only

- Refer to "4. AC characteristics (1) Clock Timing" for Fch and Fcl.
- Refer to "4. AC characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.


^{*2 :} Power supply current is regulated by external clock.

4. AC Characteristics

(1) Clock Timing

 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$

	1	(VCC = 3.3 V, AVSS = V			0.0	1			
Parameter	Sym-	Pin name	Condi-		Value		Unit	Remarks	
i didilicici	bol	i iii iiaiiic	tions	Min	Тур	Max	Oilit	Kemarks	
				1	_	10	MHz	When using main oscillation circuit	
	_	V0 V4		1		20	MHz	When using external clock	
FCH	Fсн	X0, X1		3		10	MHz	Main PLL multiplied by 1	
				3		5	MHz	Main PLL multiplied by 2	
Clock frequency				3		4	MHz	Main PLL multiplied by 2.5	
Clock frequency					32.768	_	kHz	When using sub oscillation circuit	
	FcL	X0A, X1A	_	_		32.768	_	kHz	When using sub PLL Flash memory product: Vcc = 2.3 V to 3.3 V MASK ROM product: Vcc = 2.3 V to 3.6 V
	t HCYL	X0, X1		100	_	1000	ns	When using main oscillation circuit	
Clock cycle time				50		1000	ns	When using external clock	
	t LCYL	X0A, X1A			30.5	_	μs	When using sub oscillation circuit	
Input clock pulse width	twH1	X0		10	_	_	ns	When using external clock Duty ratio is about 30% to	
Input clock pulse width	twH2	X0A			15.2		μs	70%.	
Input clock rise time and fall time	tcr tcr	X0, X0A		—		10	ns	When using external clock	






Figure of sub clock input port external connection

When using a crystal or ceramic oscillator

When using external clock

Microcontroller
XOA X1A

Open
FcL
TC2

FcL
TC2

FcL
TC2

FcL
TC2

TC2


When using external clock


(2) Source Clock/Machine Clock

(Vcc = 3.3 V, AVss = Vss = 0.0 V,
$$T_A = -40 \, ^{\circ}\text{C}$$
 to $+85 \, ^{\circ}\text{C}$)


Parameter	Sym-	Pin		Value		Unit	Remarks
rarameter	bol	name	Min	Тур	Max	Oill	Remarks
Source clock cycle time*1	t sclk		100	_	2000	ns	When using main clock Min: FcH = 10 MHz, PLL multiplied by 1 Max: FcH = 1 MHz, divided by 2
(Clock before setting division)	ISCLK	_	7.6	7.6 — 61.0 μs Min : FcL = Max : FcL		μs	When using sub clock Min : $F_{CL} = 32$ kHz, PLL multiplied by 4 Max : $F_{CL} = 32$ kHz, divided by 2
Source clock	Fsp	_	0.5	_	10.0	MHz	When using main clock
frequency	FSPL	_	16.384	_	131.072	kHz	When using sub clock
Machine clock cycle time*2	t MCLK		100	_	32000	ns	When using main clock Min: F _{SP} = 10 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16
(Minimum instruction execution time)	IMCLK	_	7.6	_	976.5	μs	When using sub clock Min: F _{SPL} = 131 kHz, no division Max: F _{SPL} = 16 kHz, divided by 16
Machine clock	F _{MP}		0.031	_	10.000	MHz	When using main clock
frequency	FMPL		1.024	_	131.072	kHz	When using sub clock

- *1: Clock before setting division due to machine clock division ratio selection bit (SYCC: DIV1 and DIV0). This source clock is divided by the machine clock division ratio selection bit (SYCC: DIV1 and DIV0), and it becomes the machine clock. Further, the source clock can be selected as follow.
 - Main clock divided by 2
 - PLL multiplication of main clock (select from 1, 2, 2.5 multiplication)
 - Sub clock divided by 2
 - PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
- *2: Operation clock of the microcontroller. Machine clock can be selected as follow.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16





- Operating voltage Operating frequency (When $T_A = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)
 - MB95107A, MB95R107A



FRAM operating guarantee range

Main clock mode and main PLL mode operation guarantee range

2.7

2.2

1.8

O.5 MHz

3 MHz

5 MHz


PLL operation guarantee range


Main clock operation guarantee range

Source clock frequency (FSPL)

Source clock frequency (Fsp)

MB95F108AS, MB95F108AW, MB95D108AS, MB95D108AW







Source clock frequency (FSPL)

Source clock frequency (Fsp)

- Operating voltage Operating frequency (T_A = +5 °C to +35 °C)
 - MB95FV100B-101




Source clock frequency (FSPL)



Source clock frequency (Fsp)

• Main PLL operation frequency




(3) External Reset

$$(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$$

Parameter	Symbol	Value			Remarks
raiametei	Symbol	Min	Max	Unit	Kemarks
RST "L" level pulse width		2 tмськ*1	_	ns	At normal operating
	t RSTL	Oscillation time of oscillator*2 + 2 tmcLK*1	_	ns	At stop mode, sub clock mode, sub sleep mode, and watch mode

- *1 : Refer to "(2) Source Clock/Machine Clock" for tmclk.
- *2 : Oscillation start time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μs and several ms. In the external clock, the oscillation time is 0 ms.




(4) Power-on Reset


$$(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40 \, ^{\circ}\text{C to } +85 \, ^{\circ}\text{C})$$

Parameter	Symbol	Conditions	Va	lue	Unit	Remarks	
	Syllibol	Conditions	Min	Max	Offic		
Power supply rising time	t R		_	36	ms		
Power supply cutoff time	toff	_	1		ms	Waiting time until power-on	

Note: The power supply must be turned on within the selected oscillation stabilization time.



Note: Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 20 mV/ms as shown below.




(5) Peripheral Input Timing

$$(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$$

Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
	Cymbol	r III IIailie	Min	Max	Oilit	Remarks
Peripheral input "H" pulse width	tılıH	INT00 to INT07, INT10 to INT13,	2 t мськ*	_	ns	
Peripheral input "L" pulse width	tıнıL	EC0, EC1, TI0, TRG0/ADTG, TRG1	2 t мськ*	_	ns	

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.




(6) UART/SIO, Serial I/O Timing

 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
raiailletei	Syllibol	Fili lialile	Conditions	Min	Max	Oilit	Remarks
Serial clock cycle time	tscyc	UCK0	operation output pin : -	4 t мськ*	_	ns	
$UCK\downarrow \to UO$ time	t sLov	UCK0, UO0		- 190	+ 190	ns	
Valid UI → UCK ↑	tıvsн	UCK0, UI0		2 t MCLK*	_	ns	
$UCK \uparrow \to valid \; UI \; hold \; time$	t shix	UCK0, UI0		2 tmclk*	_	ns	
Serial clock "H" pulse width	t shsl	UCK0		4 t mclk*	_	ns	
Serial clock "L" pulse width	t slsh	UCK0	External clock	4 t mclk*	_	ns	
$UCK \downarrow \to UO$ time	t sLov	UCK0, UO0	operation output pin : C _L = 80 pF + 1TTL.	0	190	ns	
Valid UI → UCK ↑	tıvsн	UCK0, UI0		2 t MCLK*	_	ns	
$UCK \uparrow \to valid \; UI \; hold \; time$	t shix	UCK0, UI0		2 t мськ*		ns	

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.



(7) LIN-UART Timing

Sampling at the rising edge of sampling $clock^{*1}$ and prohibited serial clock delay*² (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)


 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit
raiailletei	bol	riii iiaiiie	Conditions	Min	Max	Ullit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³		ns
SCK ↑→ SOT delay time	t slovi	SCK, SOT	operation output pin : C∟ = 80 pF + 1 TTL.	-95	+ 95	ns
Valid SIN→SCK↑	tıvsнı	SCK, SIN		tмськ*3 + 190		ns
SCK↑→ valid SIN hold time	t shixi	SCK, SIN	·	0		ns
Serial clock "L" pulse width	t slsh	SCK		3 tмс∟к*3 − tR		ns
Serial clock "H" pulse width	t shsl	SCK		t мськ*3 + 95		ns
SCK ↓→SOT delay time	t slove	SCK, SOT	External clock		2 tmcLK*3 + 95	ns
Valid SIN→SCK↑	t IVSHE	SCK, SIN	operation output pin:	190		ns
SCK↑→ valid SIN hold time	t shixe	SCK, SIN	C _L = 80 pF + 1 TTL.	t мськ*3 + 95		ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t R	SCK		_	10	ns

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2 :} Serial clock delay function is used to delay half clock for the output signal of serial clock.

^{*3 :} Refer to " (2) Source Clock/Machine Clock" for tmclk.



Sampling at the falling edge of sampling clock*1 and prohibited serial clock delay*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


 $(Vcc = 3.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit
Parameter	bol	Fin name	Conditions	Min	Max	Offic
Serial clock cycle time	tscyc	SCK		5 t мськ* ³		ns
SCK↑→ SOT delay time	t shovi	SCK, SOT	Internal clock operation output pin :	-95	+ 95	ns
Valid SIN→SCK↓	t ıvslı	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tmcLK*3 + 190		ns
$SCK \downarrow \rightarrow valid SIN hold time$	t slixi	SCK, SIN		0	_	ns
Serial clock "H" pulse width	t shsl	SCK		$3 \text{ t}_{\text{MCLK}}^{*3} - \text{t}_{\text{R}}$	_	ns
Serial clock "L" pulse width	t slsh	SCK		tмськ*3 + 95	_	ns
SCK [↑] →SOT delay time	t shove	SCK, SOT	External clock	_	2 tmclk*3 + 95	ns
Valid SIN→SCK↓	tivsle	SCK, SIN	operation output pin :	190		ns
$SCK \downarrow \rightarrow valid SIN hold time$	t SLIXE	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ*3 + 95	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t R	SCK			10	ns

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2 :} Serial clock delay function is used to delay half clock for the output signal of serial clock.

^{*3 :} Refer to " (2) Source Clock/Machine Clock" for tmclk.




Sampling at the rising edge of sampling $clock^{*1}$ and enabled serial clock delay*² (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

 $(Vcc = 3.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Valu	Unit	
Parameter	bol		Conditions	Min	Max	Oiiit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
SCK [↑] → SOT delay time	t shovi	SCK, SOT	Internal clock	-95	+ 95	ns
Valid SIN→SCK↓	tıvslı	SCK, SIN	operation output pin :	tмськ*3 + 190	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	t slixi	SCK, SIN	C∟ = 80 pF + 1 TTL.	0	_	ns
SOT→SCK↓ delay time	t sovli	SCK, SOT		_	4 tmclk*3	ns

- *1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




Sampling at the falling edge of sampling clock*1 and enabled serial clock delay*2

(ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

 $(Vcc = 3.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Valu	Unit		
Parameter	bol	Fin name	Conditions	Min	Max		
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns	
SCK↓→SOT delay time	t sLOVI	SCK, SOT	Internal clock	-95	+ 95	ns	
Valid SIN→SCK↑	t ıvshı	SCK, SIN	operating output pin :	tмськ*3 + 190		ns	
$SCK \uparrow \rightarrow valid SIN hold time$	t shixi	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0	_	ns	
SOT→SCK [↑] delay time	tsovні	SCK, SOT			4 tmclk*3	ns	

- *1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




(8) I2C Timing

$$(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 \,^{\circ}\text{C to} + 85 \,^{\circ}\text{C})$$

		B:		Value					
Parameter	Symbol	Pin name	Conditions	Standar	d-mode	Fast-mode		Unit	Remarks
				Min	Max	Min	Max		
SCL clock frequency	fscL	SCL0		0	100	0	400	kHz	
(Repeat) Start condition hold time SDA \downarrow \rightarrow SCL \downarrow	t hd;sta	SCL0 SDA0		4.0		0.6	_	μs	
SCL clock "L" width	t LOW	SCL0		4.7	_	1.3	_	μs	
SCL clock "H" width	t HIGH	SCL0		4.0	_	0.6	_	μs	
(Repeat) Start condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t su;sta	SCL0 SDA0	R = 1.7 kΩ,	4.7		0.6	_	μs	
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thd;dat	SCL0 SDA0	C = 50 pF*1	0	3.45*2	0	0.9*3	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t su;dat	SCL0 SDA0		0.25		0.1	_	μs	
Stop condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t su;sто	SCL0 SDA0		4		0.6	_	μs	
Bus free time between stop condition and start condition	t BUF	SCL0 SDA0		4.7	_	1.3	_	μs	

^{*1 :} R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

^{*3 :} A fast-mode I^2C -bus device can be used in a standard-mode I^2C -bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met.



^{*2:} The maximum thd;DAT have only to be met if the device dose not stretch the "L" width (tLow) of the SCL signal.

(Vcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}C$ to $+85 \, ^{\circ}C$)

	Sym-	Pin	Condi-	<u> </u>	ue* ²		,
Parameter	bol	name	tions	Min	Max	Unit	Remarks
SCL clock "L" width	tLOW	SCL0		(2 + nm / 2) tmcLK - 20	_	ns	Master mode
SCL clock "H" width	t HIGH	SCL0		(nm / 2) t _{MCLK} - 20	(nm / 2) t _{MCLK} + 20	ns	Master mode
Start condition hold time	thd;sta	SCL0 SDA0		(-1 + nm / 2) tmcLk - 20	(-1 + nm) t _{MCLK} + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
Stop condition setup time	t su;sto	SCL0 SDA0		(1 + nm / 2) tmcLK - 20	(1 + nm / 2) tmclk + 20	ns	Master mode
Start condition setup time	t su;sta	SCL0 SDA0		(1 + nm / 2) tmcLK - 20	(1 + nm / 2) tmcLk + 20	ns	Master mode
Bus free time between stop condition and start condition	t BUF	SCL0 SDA0		(2 nm + 4) tmclk - 20	_	ns	
Data hold time	t hd;dat	SCL0 SDA0		3 tмськ — 20	_	ns	Master mode
Data setup time	tsu;dat	SCL0 SDA0	$R = 1.7 \text{ k}\Omega$, $C = 50 \text{ pF}^{*1}$	(-2+nm/2) t _{MCLK} - 20	(-1 + nm / 2) tmclk + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.
Setup time between clearing interrupt and SCL rising	tsu;int	SCL0		(nm / 2) t _{MCLK} — 20	(1 + nm / 2) tмсLк + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓.
SCL clock "L" width	t LOW	SCL0		4 tmclk - 20	_	ns	At reception
SCL clock "H" width	t HIGH	SCL0		4 tmclk - 20	_	ns	At reception
Start condition detection	thd;sta	SCL0 SDA0		2 tмськ — 20	_	ns	Undetected when 1 tmclk is used at reception

(Continued)

(Continued)

$$(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$$

Parameter	Sym-	Pin	Condi-	Value*2	Value*2		Remarks	
raiametei	bol	name	tions	Min	Max	Unit	Remarks	
Stop condition detection	t su;sто	SCL0 SDA0		2 tmcLK - 20	_	ns	Undetected when 1 tmclk is used at reception	
Restart condition detection condition	t su;sta	SCL0 SDA0		2 tmcLK - 20	_	ns	Undetected when 1 tmclk is used at reception	
Bus free time	t BUF	SCL0 SDA0		2 tмськ — 20	_	ns	At reception	
Data hold time	t hd;dat	SCL0 SDA0	$R = 1.7 kΩ$, $C = 50 pF^{*1}$	2 tмськ — 20	_	ns	At slave transmission mode	
Data setup time	t su;dat	SCL0 SDA0	0 – 00 рі	tLow - 3 tMCLK - 20	_	ns	At slave transmission mode	
Data hold time	t hd;dat	SCL0 SDA0		0	_	ns	At reception	
Data setup time	t su;dat	SCL0 SDA0		tмсLк — 20	_	ns	At reception	
SDA↓→SCL↑ (at wakeup function)	t WAKE- UP	SCL0 SDA0		Oscillation stabilization wait time + 2 tmclk - 20	_	ns		

^{*1:} R, C: Pull-up resistor and load capacitor of the SCL and SDA lines.

- *2: Refer to "(2) Source Clock/Machine Clock" for tmclk.
 - m is CS4 bit and CS3 bit (bit 4 and bit 3) of clock control register (ICCR).
 - n is CS2 bit to CS0 bit (bit 2 to bit 0) of clock control register (ICCR).
 - Actual timing of I²C is determined by m and n values set by the machine clock (t_{MCLK}) and CS4 to CS0 of ICCR0 register.
 - Standard-mode:

m and n can be set at the range : $0.9~\text{MHz} < t_{\text{MCLK}}$ (machine clock) < 10~MHz. Setting of m and n determines the machine clock that can be used below.

Fast-mode :

m and n can be set at the range : $3.3 \text{ MHz} < t_{\text{MCLK}}$ (machine clock) < 10 MHz. Setting of m and n determines the machine clock that can be used below.

```
\begin{array}{lll} (m,\,n) \,=\, (1,\,8) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 4 \; \text{MHz} \\ (m,\,n) \,=\, (1,\,22) \;,\; (5,\,4) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 8 \; \text{MHz} \\ (m,\,n) \,=\, (6,\,4) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 10 \; \text{MHz} \end{array}
```

5. A/D Converter


(1) A/D Converter Electrical Characteristics


 $(AVcc = Vcc = 1.8 \text{ V to } 3.3 \text{ V [Flash memory product]}, \ AVcc = Vcc = 1.8 \text{ V to } 3.6 \text{ V [MASK ROM product]}, \\ AVss = Vss = 0.0 \text{ V}, \ T_A = -40 \text{ °C to } +85 \text{ °C)}$

Damamatan	Sym-		Value	I I m i 4	Domarko	
Parameter	bol	Min	Тур	Max	Unit	Remarks
Resolution		_	_	10	bit	
Total error		- 3.0		+ 3.0	LSB	
Linearity error		- 2.5		+ 2.5	LSB	
Differential linear error		- 1.9	_	+ 1.9	LSB	
Zero transition voltage	Vот	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	Flash memory product : $2.7 \text{ V} \le \text{AV}_{\text{CC}} \le 3.3 \text{ V}$ MASK ROM product : $2.7 \text{ V} \le \text{AV}_{\text{CC}} \le 3.6 \text{ V}$
		AVss – 0.5 LSB	AVss + 1.5 LSB	AVss + 3.5 LSB	V	1.8 V ≤ AVcc < 2.7 V
Full-scale transition voltage	V _{FST}	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	V	Flash memory product: 2.7 V ≤ AVcc ≤ 3.3 V MASK ROM product: 2.7 V ≤ AVcc ≤ 3.6 V
		AVR – 2.5 LSB	AVR – 0.5 LSB	AVR + 1.5 LSB	V	1.8 V ≤ AVcc < 2.7 V
Compare time		1.3	_	140	μs	Flash memory product: 2.7 V ≤ AVcc ≤ 3.3 V MASK ROM product: 2.7 V ≤ AVcc ≤ 3.6 V
		20		140	μs	1.8 V ≤ AVcc < 2.7 V
Sampling time	_	0.4	_	∞	μs	Flash memory product: $2.7 \text{ V} \le \text{AV}_{\text{CC}} \le 3.3 \text{ V}$ MASK ROM product: $2.7 \text{ V} \le \text{AV}_{\text{CC}} \le 3.6 \text{ V}$ external impedance < at $1.8 \text{ k}\Omega$
		30	_	∞	μs	$1.8 \text{ V} \le \text{AV}_{\text{CC}} < 2.7 \text{ V}$ external impedance < at 14.8 k Ω
Analog input current	IAIN	-0.3		+ 0.3	μΑ	
Analog input voltage	Vain	AVss		AVR	V	
Reference voltage		AVss + 1.8	_	AVcc	V	AVR pin
Reference voltage	lR		400	600	μΑ	AVR pin, During A/D operation
supply current	lпн	_	_	5	μΑ	AVR pin, At stop mode

(2) Notes on Using A/D Converter

- . About the external impedance of analog input and its sampling time
 - A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin.





About errors

As |AVR – AVss| becomes smaller, values of relative errors grow larger.

(3) Definition of A/D Converter Terms

Resolution

The level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit : LSB)


The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device and the full-scale transition point ("11 1111 1111" \leftarrow \rightarrow "11 1111 1110") compared with the actual conversion values obtained.

• Differential linear error (Unit : LSB)


Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Total error (unit: LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.



(Continued)



6. Flash Memory Program/Erase Characteristics

Parameter	Value			Unit	Remarks
Parameter	Min	Тур	Max	Offic	Remarks
Sector erase time (4K bytes sector)		0.2*1	3.0*2	s	Excludes 00 _H programming prior erasure.
Sector erase time (16K bytes sector)		0.5*1	12.0*2	S	Excludes 00 _H programming prior erasure.
Byte programming time	_	32	3600	μs	Excludes system-level overhead.
Program/erase cycle	10000	_	_	cycle	
Power supply voltage at program/erase	2.7		3.3	V	
Flash memory data retention time	20*3	_	_	year	Average T _A = +85 °C

^{*1 :} $T_A = +25$ °C, $V_{CC} = 3.0$ V, 10000 cycles

7. FRAM Program Characteristics

Parameter	Value			Unit	Domorko
Parameter	Min	Тур	Max	Unit	Remarks
Read/write cycle*	1010	_	_	cycle	
Power supply voltage at read/write	2.7		3.6	V	
Data retension time	10	_	_	year	$T_A = 0$ °C to +55 °C

^{*:} Number of data read/write

 $^{^*2:} T_A = +85 \, ^{\circ}C, \, Vcc = 2.7 \, V, \, 10000 \, cycles$

 $^{^*3}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 $^\circ\text{C})$.

■ MASK OPTION

No.	Part number	MB95107A MB95R107A	MB95F108AS MB95D108AS	MB95F108AW MB95D108AW	MB95FV100B-101
NO.	Specifying procedure	Specify when ordering MASK	Setting disabled	Setting disabled	Setting disabled
1	Clock mode select*1 • Single-system clock mode • Dual-system clock mode	Selectable	Single-system clock mode	Dual-system clock mode	Changing by the switch on MCU board
2	FRAM*1 • With load of FRAM • Without load of FRAM	Specify by part number	Specify by part number	Specify by part number	No
3	Low voltage detection reset*2 With low voltage detection reset Without low voltage detection reset	No	No	No	No
4	Selection of oscillation stabilization wait time • Selectable the initial value of main clock oscillation stabili- zation wait time	Selectable 1: (2 ² – 2) /FcH 2: (2 ¹² – 2) /FcH 3: (2 ¹³ – 2) /FcH 4: (2 ¹⁴ – 2) /FcH	Fixed to oscillation stabilization wait time of $(2^{14}-2)$ /FcH	Fixed to oscillation stabilization wait time of $(2^{14}-2)$ /FcH	Fixed to oscillation stabilization wait time of $(2^{14}-2)$ /FcH

^{*1 :} Refer to table below about clock mode select and load of FRAM.


^{*2 :} Low voltage detection reset is options of 5-V products.


Part number	Clock mode select	Load of FRAM
MB95107A	Single-system	No
IVID93107A	Dual-system	No
MB95F108AS	Single ayetem	No
MB95D108AS	- Single-system	Yes
MB95F108AW	- Dual-system	No
MB95D108AW	– Duai-system	Yes
MB95FV100B-101	Single-system	No
MD931 V 100B-101	Dual-system Dual-system	No

■ ORDERING INFORMATION

Part number	Package	Remarks
MB95107APFV MB95F108ASPFV MB95F108AWPFV MB95R107APFV MB95D108ASPFV MB95D108AWPFV	64-pin plastic LQFP (FPT-64P-M03)	
MB95107APFM MB95F108ASPFM MB95F108AWPFM MB95R107APFM MB95D108ASPFM MB95D108AWPFM	64-pin plastic LQFP (FPT-64P-M09)	
MB2146-301 (MB95FV100B-101PBT)	MCU board (224-pin plastic PFBGA (BGA-224P-M08)	


■ PACKAGE DIMENSIONS






(Continued)

(Continued)





The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.