



Single-chip built-in FET type Switching Regulator Series

1ch High Efficiency Step-down Switching Regulator **BD9180GUL**

Description

The BD9180GUL is a step-down Switching regulator designed to produce a low voltage from 1-cell Li-lon batteries. The BD9180GUL is suitable for low power application, and an internally set 2MHz switching frequency allows the use of small inductors and capacitors to achieve a small application. Offers high efficiency with our original pulse skip control technology and synchronous rectifier. Employs a current mode control system to provide faster transient response to sudden change in load.

Features

- 1) Offers fast transient response with current mode PWM control system.
- 2) Offers highly efficiency for all load range with synchronous rectifier (Nch/Pch FET) and SLLM (Simple Light Load Mode)
- 3) Input voltage range: 2.3V to 5.5V

4) Output current max.: 300mA

5) 2MHz Fixed frequency Operation

- 6) Incorporates soft-start function
- 7) Incorporates thermal protection, ULVO and short-current protection circuit with time delay function.
- 8) Incorporates shutdown function.
- 9) Employs WL-CSP: small 1.1mm×1.6mm

- Mobile Phone, Smart-phone, PDAS
- Digital Still Cameras
- Portable Media Players
- Wireless-LAN

○ABSOLUTE MAXIMUM RATING(Ta=25°C)

Parameter	Symbol	Limit	Unit
Supply Voltage	Vcc	-0.3~+7 * ¹	V
EN Voltage	VEN	-0.3∼+7	V
SW Voltage	Vsw	-0.3∼+7	V
SW Output Current	Isw	450 * ¹	mA
Power Dissipation	Pd	510 * ²	mW
Operating Temperature Range	Topr	-30∼+85	$^{\circ}$ C
Storage Temperature Range	Tstg	-55∼+150	$^{\circ}$
Maximum Junction Temperature	Tjmax	+150	$^{\circ}$

^{*1} Pd, ASO, and Tjmax=150°C should not be exceeded.

(when mounted on 50mm×58mm×1.75mm glass epoxy PCB which has 8 layers).

○OPERATING CONDITIONS(Ta=-30~+85°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	2.3	3.3	5.5	V
EN Voltage	VEN	0	-	5.5	V
SW Average Output Current	Isw	-	-	300* ^{3,4}	mA

^{*3} In case set output current 300mA, VccMin.=2.7V.

This product is not designed for protection against radioactive rays.

The Japanese version of this document is the formal specification. This translated version is exclusively intended as a reference, and may only be used as an auxiliary aid in reading the formal version. If there are any differences between the Japanese and translated versions of this document, the formal version takes priority.

Apr.2008

^{*2} Derating is 4.08 mW /°C for temperatures above Ta=25°C

^{*4} Pd and ASO should not be exceeded.

OELECTRICAL CHARACTERISTICS

(Unless otherwise specified, Ta=25 $^{\circ}\text{C}$, Vcc =3.3V, EN=Vcc)

Parameter	Cumahad	Limit			l lmi4	0
	Symbol	Min.	Тур.	Max.	Unit	Condition
Standby Current	ISTB	-	0	2	μ A	EN=0V
Bias Current	Icc	-	200	350	μ A	
EN Low Voltage	VENL	-	GND	0.3	V	Standby Mode
EN High Voltage	VENH	0.95	Vcc	-	V	Active Mode
EN Input Current	IEN	-	1	2	μ A	VEN=2V
Oscillation Frequency	Fosc	1.6	2	2.4	MHz	
Pch FET ON Resistance	RONP	-	0.6	1.2	Ω	Vcc=3.3V
Nch FET ON Resistance	Ronn	-	0.5	1.0	Ω	Vcc=3.3V
Output Voltage	Vout	1.846	1.875	1.903	V	\pm 1.5%
UVLO Threshold Voltage	VuvLo1	2.0	2.1	2.2	V	Vcc=3.3→0V
UVLO Release Voltage	Vuvlo2	2.02	2.15	2.3	V	Vcc=0→3.3V
Soft Start Time	Tss	0.1	0.2	0.4	ms	
Timer Latch Time	TLATCH	0.25	0.5	1	ms	SCP/TSD Operational Mode
Output Short circuit Threshold Voltage	VSCP	-	0.93	1.31	V	Vout=1.875→0V

Block Diagram







Fig.1 Pin Distribution







VCSP50L1
Fig.3 Physical Dimension





Fig.2 Block Diagram


●Pin No. & Pin name

Pin No.	Pin name	PIN function		
A1	N.C.	N.C. pin		
B1	EN	Enable pin(Active High)		
C1 VCC		Vcc power supply input pin /		
CI	VCC	Pch FET source pin		
A2	VOUT	Output voltage pin		
B2	SW	Pch/Nch FET drain output pin		
C2	GND	Ground pin/ Nch FET source pin		

● Characteristics data 【BD9180GUL】



●特性データ【BD9180GUL】



VOUTE VCC=3.3V Ta=25°C M100µs A Ch1 7 700mV






Fig.15 Soft start waveform (Io=0mA)

Fig.16 Soft start waveform (Io=300mA)

Fig.17 SW start waveform (Io=0mA)









Fig.19 SW start waveform (Io=300mA)

Fig.20 Transient Response Io=1 \rightarrow 50mA/ μ s

Fig.21 Transient Response Io=50→1mA/ μ s






Fig.22 Transient Response Io=50 \rightarrow 200mA/ μ s

Fig.23 Transient Response Io=200 \rightarrow 50mA/ μ s

Advantage 1 : Offers fast transient response with current mode control system.

BD9180GUL(transient response Io=1mA \Leftrightarrow 50mA/ μ s)




Fig.24 Comparison of transient response

Advantage 2 : Offers high efficiency for all load range.

· For lighter load:

Utilizes the current mode control mode called SLLM for lighter load, which reduces various dissipation such as switching dissipation (P_{SW}), gate charge/discharge dissipation, ESR dissipation of output capacitor (P_{ESR}) and on-resistance dissipation (P_{RON}) that may otherwise cause degradation in efficiency for lighter load.



Achieves efficiency improvement for lighter load.

· For heavier load:

Utilizes the synchronous rectifying mode and the low on-resistance MOS FETs incorporated as power transistor.

ON resistance of P-channel MOS FET : 0.6Ω (Typ.)
ON resistance of N-channel MOS FET : 0.5Ω (Typ.)

Achieves efficiency improvement for heavier load.

SLLM

PWM

Dinprovement by SLLM system

Wimprovement by synchronous rectifier

0.001 0.01 0.1 1

Output current Io[A]

Offers high efficiency for all load range with the improvements mentioned above.

Fig.25 Efficiency

Advantage 3: · Supplied in smaller package due to small-sized power MOS FET incorporated.



- Output capacitor Co required for current mode control: 10 μ F ceramic capacitor.
- Inductance L required for the operating frequency of 2 MHz: 2.2 μ H inductor.

Reduces a mounting area required.




Fig.26 Example application

Operation

BD919 GUL is a synchronous rectifying dual step-down switching regulator that achieves faster transient response by employing current mode PWM control system. It utilizes switching operation in PWM (Pulse Width Modulation) mode for heavier load, while it utilizes SLLM (Simple Light Load Mode) operation for lighter load to improve efficiency.

Synchronous rectifier

It does not require the power to be dissipated by a rectifier externally connected to a conventional DC/DC converter IC, and its P.N junction shoot-through protection circuit limits the shoot-through current during operation, by which the power dissipation of the set is reduced.

Ourrent mode PWM control

Synthesizes a PWM control signal with a inductor current feedback loop added to the voltage feedback.

· PWM (Pulse Width Modulation) control

The oscillation frequency for PWM is 2 MHz. SET signal form OSC turns ON a P-channel MOS FET (while a N-channel MOS FET is turned OFF), and an inductor current I_L increases. The current comparator (Current Comp) receives two signals, a current feedback control signal (SENSE: Voltage converted from I_L) and a voltage feedback control signal (FB), and issues a RESET signal if both input signals are identical to each other, and turns OFF the P-channel MOS FET (while a N-channel MOS FET is turned ON) for the rest of the fixed period. The PWM control repeat this operation.

· SLLM (Simple Light Load Mode) control

When the control mode is shifted from PWM for heavier load to the one for lighter load or vise versa, the switching pulse is designed to turn OFF with the device held operated in normal PWM control loop, which allows linear operation without voltage drop or deterioration in transient response during the mode switching from light load to heavy load or vise versa.

Although the PWM control loop continues to operate with a SET signal from OSC and a RESET signal from Current Comp, it is so designed that the RESET signal is held issued if shifted to the light load mode, with which the switching is tuned OFF and the switching pulses are thinned out under control. Activating the switching intermittently reduces the switching dissipation and improves the efficiency.




Fig.27 Diagram of current mode PWM control




Fig.28 PWM switching timing chart




Fig.29 SLLMTM switching timing chart

Description of operations

· Shutdown function

The device has a separate EN pin for esch converter to start up each converter independently.

If EN1 and EN2 are set to Low(<0.3V), all circuits are OFF and the device is Stand by mode.($I_{STB}=0uA$ typ). If EN1 and EN2 are set to High(>0.95V), thus is Active mode.

· Soft-start function

EN terminal shifted to "High" activates a soft-starter to gradually establish the output voltage with the current limited during startup, by which it is possible to prevent an overshoot of output voltage and an inrush current.

· UVLO function

Detects whether the input voltage sufficient to secure the output voltage of this IC is supplied. And the hysteresis width of 50 mV (Typ.) is provided to prevent output chattering.




Fig.30 Soft start, Shutdown, UVLO timing chart

· Short-current protection circuit with time delay function

Turns OFF the output to protect the IC from breakdown when the incorporated current limiter of the other converter is activated continuously for the fixed time(TLATCH) or more. The output thus held tuned OFF may be recovered by restarting EN or by re-unlocking UVLO.




Fig.31 Short-current protection circuit with time delay timing chart

Switching regulator efficiency

Efficiency η may be expressed by the equation shown below:

$$\eta = \frac{\mathsf{Vout} \times \mathsf{Iout}}{\mathsf{Vin} \times \mathsf{lin}} \times \mathsf{100[\%]} = \frac{\mathsf{Pout}}{\mathsf{Pin}} \times \mathsf{100[\%]} = \frac{\mathsf{Pout}}{\mathsf{Pout} + \mathsf{PD} \, \alpha} \times \mathsf{100[\%]}$$

Efficiency may be improved by reducing the switching regulator power dissipation factors P_Dα as follows:

Dissipation factors:

1) ON resistance dissipation of inductor and FET: PD(I²R)

2) Gate charge/discharge dissipation: PD(Gate)

3) Switching dissipation: PD(SW)

4) ESR dissipation of capacitor : PD(ESR)5) Operating current dissipation of IC : PD(IC)

 $\begin{aligned} & 1) \text{PD}(\text{I}^2\text{R}) = \text{IouT}^2 \times (\text{Rcoil} + \text{Ron}) & (\text{Rcoil}[\Omega] : \text{DC resistance of inductor, Ron}[\Omega] : \text{ON resistance of FET, IouT[A]} : \text{Output current.}) \\ & 2) \text{PD}(\text{Gate}) = \text{Cgs} \times \text{f} \times \text{V} & (\text{Cgs[F]} : \text{Gate capacitance of FET,f[H]} : \text{Switching frequency,V[V]} : \text{Gate driving voltage of FET}) \\ & 3) \text{PD}(\text{SW}) = \frac{\text{Vin}^2 \times \text{Crss} \times \text{IouT} \times \text{f}}{\text{IDRIVE}} & (\text{Crss[F]} : \text{Reverse transfer capacitance of FET,IDRIVE[A]} : \text{Peak current of gate.}) \\ & 4) \text{PD}(\text{ESR}) = \text{IRMs}^2 \times \text{ESR} & (\text{IRMs[A]} : \text{Ripple current of capacitor,ESR}[\Omega] : \text{Equivalent series resistance.}) \\ & 5) \text{PD}(\text{IC}) = \text{Vin} \times \text{Icc} & (\text{Icc[A]} : \text{Circuit current.}) \end{aligned}$

Consideration on permissible dissipation and heat generation

As this IC functions with high efficiency without significant heat generation in most applications, no special consideration is needed on permissible dissipation or heat generation. In case of extreme conditions, however, including lower input voltage, higher output voltage, heavier load, and/or higher temperature, the permissible dissipation and/or heat generation must be carefully considered.

For dissipation, only conduction losses due to DC resistance of inductor and ON resistance of FET are considered. Because the conduction losses are considered to play the leading role among other dissipation mentioned above including gate charge/discharge dissipation and switching dissipation.




Fig.32 Thermal derating curve (VCSP50L1)

P= $IOUT^2 \times RON$ RON= $D \times RONP+(1-D)RONN$

D : ON duty (=Vout/Vcc)

RCOIL : DC resistance of coil

RONP: ON resistance of P-channel MOS FET RONN: ON resistance of N-channel MOS FET

IOUT: Output current

If VCC=3.3V, VOUT=1.875V, RONP= $0.6\,\Omega$, RONN= $0.5\,\Omega$ IOUT=0.3A, for example, D=VOUT/VCC=1.875/3.3=0.57 RON= $0.57\times0.6+(1-0.57)\times0.5$ = 0.342+0.215 = $0.557[\Omega]$ P= $0.3^2\times0.557\leftrightarrows50.13[mW]$

As RONP is greater than RONN in this IC, the dissipation increases as the ON duty becomes greater. With the consideration on the dissipation as above, thermal design must be carried out with sufficient margin allowed.

Selection of components externally connected

1. Selection of inductor (L)




Fig.33 Output ripple current

The inductance significantly depends on output ripple current. As seen in the equation (1), the ripple current decreases as the inductor and/or switching frequency increases.

$$\Delta \text{ IL= } \frac{ (\text{Vcc-Vout}) \times \text{Vout} }{ \text{L} \times \text{Vcc} \times \text{f} } [\text{A}] \cdot \cdot \cdot (1)$$

Appropriate ripple current at output should be 30% more or less of the maximum output current.

$$\begin{array}{l} \Delta \text{ IL=0.3} \times \text{IouTmax. [A]} \cdot \cdot \cdot \cdot (2) \\ \text{L=} \ \ \frac{(\text{Vcc-Vout}) \times \text{Vout}}{\Delta \text{ IL} \times \text{Vcc} \times \text{f}} \text{ [H]} \cdot \cdot \cdot (3) \end{array}$$

(Δ IL: Output ripple current, and f: Switching frequency)

If VCC=3.3V, VOUT=1.875V, f=2MHz, IOUTmax=0.3A Δ IL=0.3 \times 0.3=0.09 [A] L= $\frac{(3.3\text{-}1.875)\times1.875}{0.09\times3.3\times2}$

*A 1to4.7uH inductor is recommended to be steady operation and achieve a small application.

Current exceeding the current rating of the inductor results in magnetic saturation of the inductor, which decreases efficiency. The inductor must be selected allowing sufficient margin with which the peak current may not exceed its current rating.

*Select the inductor of low resistance component (such as DCR and ACR) to minimize dissipation in the inductor for better efficiency.

2. Selection of output capacitor (Co)




Fig.34 Output capacitor

Output capacitor should be selected with the consideration on the stability region and the equivalent series resistance required to smooth ripple voltage.

Output ripple voltage is determined by the equation (4):

$$\Delta VOUT = \Delta IL \times ESR[V] \cdot \cdot \cdot (4)$$

(Δ IL: Output ripple current, ESR: Equivalent series resistance of output capacitor)

*Rating of the capacitor should be determined allowing sufficient margin against output voltage. Less ESR allows reduction in output ripple voltage.

As the output rise time must be designed to fall within the soft-start time, the capacitance of output capacitor should be determined with consideration on the requirements of equation (5):

$$Co \ensuremath{\leq} \frac{\mathsf{Tss} \times (\mathsf{Ilimit\text{-}IOUT})}{\mathsf{VouT}} \cdot \cdot \cdot (5) \qquad \qquad \begin{cases} \mathsf{Tss: Soft\text{-}start time} \\ \mathsf{Ilimit: Over current detection level, 0.6A(Typ)} \end{cases}$$
 if $\mathsf{VouT} = 1.8\mathsf{V}$, $\mathsf{IouT} = 0.3\mathsf{A}$, and $\mathsf{Tss} = 0.2\mathsf{ms}$,

Co ≤
$$\frac{0.2m \times (0.6-0.3)}{1.875}$$
 = 33.3 [μ F]

Inappropriate capacitance may cause problem in startup. 10 μ F to 22 μ F ceramic capacitor is recommended.

3. Selection of input capacitor (Cin)




Fig.35 Input capacitor

Input capacitor to select must be a low ESR capacitor of the capacitance sufficient to cope with high ripple current to prevent high transient voltage. The ripple current IRMS is given by the equation (5):

$$I_{RMS=IOUT} \times \frac{\sqrt{V_{OUT}(V_{CC}-V_{OUT})}}{V_{CC}} [A] \cdot \cdot \cdot (5)$$

< Worst case > IRMS(max.)

When Vcc is twice the V_{OUT} , IRMS= $\frac{IOUT}{2}$

If Vcc=3.3V, Vout=1.V, and Ioutmax.=0.3A

IRMS=
$$0.3 \times \frac{\sqrt{1.875(3.3-1.875)}}{3.3} = 0.15[ARMS]$$

A low ESR 4.7 μ F/10V ceramic capacitor is recommended to reduce ESR dissipation of input capacitor for better efficiency.




Fig.36 Typical application

Cautions on PC Board layout




Fig.37 Layout diagram

- ① For the sections drawn with heavy line, use thick conductor pattern as short as possible.
- ② Lay out the input ceramic capacitor Ci closer to the pins VCC and GND, and the output capacitor Co1,Co2 closer to the pin GND.

Recommended components Lists on above application

Symbol	Part	Value	Manufacturer	Series
L	Coil	2.2uH	muRata	LQM21PN2R2MC0
Ci Ceramic capacitor	Caramia agnasitar	105	muRata	GRM21BB30J106K
	10uF	Kyocera	CM21B106M06A	
Co Ceramic capacitor	10uF	muRata	GRM21BB30J106K	
		Kyocera	CM21B106M06A	

^{*}The parts list presented above is an example of recommended parts. Although the parts are sound, actual circuit characteristics should be checked on your application carefully before use. Be sure to allow sufficient margins to accommodate variations between external devices and this IC when employing the depicted circuit with other circuit constants modified. Both static and transient characteristics should be considered in establishing these margins. When switching noise is substantial and may impact the system, a schottky barrier diode established between the SW and GND pins.

●I/O equivalent circuit




Fig.38 I/O equivalent circuit

Cautions on use

1. Absolute Maximum Ratings

While utmost care is taken to quality control of this product, any application that may exceed some of the absolute maximum ratings including the voltage applied and the operating temperature range may result in breakage. If broken, short-mode or open-mode may not be identified. So if it is expected to encounter with special mode that may exceed the absolute maximum ratings, it is requested to take necessary safety measures physically including insertion of fuses.

2. Electrical potential at GND

GND must be designed to have the lowest electrical potential In any operating conditions.

3. Short-circuiting between terminals, and mismounting

When mounting to pc board, care must be taken to avoid mistake in its orientation and alignment. Failure to do so may result in IC breakdown. Short-circuiting due to foreign matters entered between output terminals, or between output and power supply or GND may also cause breakdown.

4. Operation in Strong electromagnetic field

Be noted that using the IC in the strong electromagnetic radiation can cause operation failures.

5. Thermal shutdown protection circuit

Thermal shutdown protection circuit is the circuit designed to isolate the IC from thermal runaway, and not intended to protect and guarantee the IC. So, the IC the thermal shutdown protection circuit of which is once activated should not be used thereafter for any operation originally intended.

6. Inspection with the IC set to a pc board

If a capacitor must be connected to the pin of lower impedance during inspection with the IC set to a pc board, the capacitor must be discharged after each process to avoid stress to the IC. For electrostatic protection, provide proper grounding to assembling processes with special care taken in handling and storage. When connecting to jigs in the inspection process, be sure to turn OFF the power supply before it is connected and removed.

7. Input to IC terminals

This is a monolithic IC with P^+ isolation between P-substrate and each element as illustrated below. This P-layer and the N-layer of each element form a P-N junction, and various parasitic element are formed.

If a resistor is joined to a transistor terminal as shown in Fig 39.

- OP-N junction works as a parasitic diode if the following relationship is satisfied; GND>Terminal A (at resistor side), or GND>Terminal B (at transistor side); and
- Oif GND>Terminal B (at NPN transistor side),
 - a parasitic NPN transistor is activated by N-layer of other element adjacent to the above-mentioned parasitic diode.

The structure of the IC inevitably forms parasitic elements, the activation of which may cause interference among circuits, and/or malfunctions contributing to breakdown. It is therefore requested to take care not to use the device in such manner that the voltage lower than GND (at P-substrate) may be applied to the input terminal, which may result in activation of parasitic elements.





Fig.39 Simplified structure of monorisic IC


8. Ground wiring pattern


If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.

Type Designations (Selections) for Ordering



VCSP50L1





Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any
 means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the
 product described in this document are for reference only. Upon actual use, therefore, please request
 that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact your nearest sales office.

ROHM Customer Support System

THE AMERICAS / EUROPE / ASIA / JAPAN

www.rohm.com

Contact us : webmaster@ rohm.co.jp

Copyright © 2008 ROHM CO.,LTD.

ROHM CO., LTD. 21 Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan

TEL:+81-75-311-2121 FAX:+81-75-315-0172



Appendix1-Rev2.0