

# ALL SILICON VOLTAGE REGULATOR

## **Features**

- FULLY MONOLITHIC DESIGN
- HIGH SIDE FIELD DRIVE
- **THERMAL PROTECTION**
- FIELD DRIVER SHORT CIRCUIT **PROTECTION**
- PROTECTED DIAGNOSTIC LAMP DRIVER
- REDUCED OUTPUT MODE
- COMPLEX DIAGNOSTICS
- LOAD RESPONSE CONTROL

#### 2 **Description**

The L9468 is a monolithic multifunction generator Voltage regulator intended for use in automotive ap-

Figure 1. Package




**Table 1. Order Codes** 

Part Number	Package
L9468N	Multiwatt8

## plications.

This device regulates the output of an automotive generator by controlling the field winding current by means of a variable frequency PWM high side driver.

Figure 2. Block Diagram



Rev. 1 1/8

April 2005


**Table 2. Pin Description** 

N°	Pin	Function	
1	V <sub>GO</sub>	Generator output sense and voltage supply to L9468	
2	F+	ield high side driver output	
3	G	Ground for L9468	
4	S	Battery sense input	
5	GND	Connected to the Tab through the frame	
6	F <sub>M</sub>	ield monitor output	
7	L	_amp terminal low side driver	
8	Р	Phase sense input	

# **Table 3. Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit
Vs	Thermal Supply Voltage (load dump)	40	V
Io	Output Current Capability	internally limited	Α
P <sub>tot</sub>	Total Power Dissipation (@T <sub>case</sub> = 150°C, I <sub>FIELD</sub> = 5A)	6	W
V <sub>R</sub>	Reverse Voltage (see figure 1)	-2.5/-6	V

Figure 3. Pin Connection (Top view)



**Table 4. Thermal Data** 

Symbol	Parameter	Value	Unit
R <sub>th j-case</sub>	Thermal Resistance junction-case	-45 to 160	°C
T <sub>stg</sub>	Storage Temperature	-50 to 175	°C
R <sub>th sd</sub>	Thermal Shut-Down	175 ±15	°C
R <sub>th j-case</sub>	Thermal Resistance junction -case	1.5	°C/W

**Table 5. Electrical Characteristcs** 


(T<sub>case</sub> = -35°C to 150°C unless otherwise specified)

Symbol	Parameter Test Condition		Min.	Тур.	Max.	Unit
Vos	Operating Supply Voltage	T <sub>case</sub> = +25 to +150 °C	8		20 <sup>1</sup>	V
Vos	Operating Supply Voltage	T <sub>case</sub> = - 40 to +25 °C	10		20	V
I <sub>SB</sub>	Stand-by Current	V <sub>GO</sub> = 12.6V, T <sub>case</sub> -35 to +80 °C			400	μΑ
I <sub>SB</sub>	Stand-by Current	$V_{GO} = 12.6 \text{ V}, 80^{\circ}\text{C} < T_{case} < +150^{\circ}\text{C}$			1	mA
Vs	Regulator Set-Point	@ 71°C ± 3°C		14.1		V
V <sub>NB</sub>	Generator output, no battery	No battery, I <sub>OUT</sub> =2A to 50% Max Load	V <sub>S</sub> -2		V <sub>S</sub> +2	V
T <sub>C</sub>	Thermal compensation	Voltage @ V <sub>S</sub> or V <sub>GO</sub> <sup>2</sup> in failsoft				V
$V_{LR}$	Load Regulation	6500 grpm, 10% to 95% load			300	mV
V <sub>SR</sub>	Speed Regulation	15A load, 2,000 to 10,000 grpm			100	mV
V <sub>FON</sub>	Output Saturation Voltage	$I_F = 6A$ , $V_{GO} = 14.7V$ , $T_{case} = 25$ °C			750	mV
V <sub>FON</sub>	Output Saturation Voltage	$I_F = 5A$ , $V_{GO} = 13.5V$ , $T_{case} = 125$ °C			850	mV
I <sub>FLIM</sub>	Field limit current	F terminal shorted to GND @ 25°C	8.3			Α
		F terminal shorted to GND @ 150°C	5			Α
V <sub>F</sub>	Field Discharge Rectifier	I <sub>F</sub> = 6A, T <sub>case</sub> = 25°C			1.85	V
I <sub>R</sub>	Diode Reverse Current	V <sub>R</sub> = 20V			1	mA
fosc	Oscillation frequency	During LRC operation	340	400	460	Hz
MFDC	Minimum Field Duty-Cycle	$V_{UV} < V(S \text{ or } V_{GO}) < V_{OV}$ <sup>3</sup>		6.25		%
$R_{FM}$	Impedance @ F <sub>M</sub> pin	Impedance between F <sub>M</sub> and F+	5		15	ΚΩ

#### Notes:

- 1. 20 Volts is the maximum operating voltage because above this level the FAILSAFE feature shuts down the output stage.
- 2. Thermal slopes are shown in fig. 2
- 3. This value is present when the voltage sensed at the "S" or "VGO" terminal is between VUV and VOV. When the voltage sensed at the "S" or "VGO" terminal is above VOV the Minimum Field Duty-Cycle will be 0%.

Figure 4. Reverse B+ Test Circuit








Table 6. Diagnostic (T<sub>case</sub> -35°C to +150°C unless otherwise specified)

Symbol	Parameter Test Condition		Min.	Тур.	Max.	Unit
V <sub>FSO</sub>	Failsafe Output Voltage	Voltage measured at V <sub>GO</sub>	20	20.48	21	٧
V <sub>FSL</sub>	Switch sensing from S to V <sub>GO</sub>	"S" Voltage falling into Fail Soft <sup>4</sup>	4	4.2		V
V <sub>FSH</sub>	Switch sensing from V <sub>GO</sub> to S	"S" Voltage rising out of Fail Soft		7.6	8	V
IS	Sink current @ "S" pin	V <sub>S</sub> = 14 V	1	1.75	2.5	mA
V <sub>UV</sub>	Undervoltage	grpm > 3100 ± 15%	10.95	11.35	11.6	٧
Vov	Overvoltage		V <sub>S</sub> +1	V <sub>S</sub> +1.25	V <sub>S</sub> +1.55	٧
V <sub>LSAT</sub>	Lamp saturation voltage	I <sub>L</sub> = 0.5A		1.33	1.4	٧
V <sub>LSAT</sub>	Lamp on Voltage <sup>5</sup>	I <sub>L</sub> < 0.5A,VGO=open, T <sub>case</sub> = 25°C		3.8	5	V
T <sub>DELAY</sub>	Fault Indication Delay Time		0.935	1.1	1.265	S

## Notes:

- 4. When Fail Soft operation is detected, regulation sensing will switch from the "S" terminal to the VGO terminal.
- 5. This condition can happen when the connection between the battery and VGO or the output terminal of the generator is broken. In this case the delay of 1.1 seconds is not required.



## 3 FAULT

The following table lists the conditions that cause the fault lamp driver to function. To prevent lamp flicker, specific faults are required to be present for TDELAY seconds before the lamp driver is activated. This delay is indicated in the table.

#### Table 7.

Conditions	Delay
Key-on (wiring check), lamp stays on for 1 ± 0.15 sec regardless other conditions	No
2. V <sub>GO</sub> / S> V <sub>OV</sub>	Yes
3. V <sub>GO</sub> / S < undervoltage threshold voltage <b>AND</b> Phase frequency > f <sub>LRC</sub>	Yes
4. Phase Voltage < VP2 AND VGO / S < setpoint	Yes
5. Phase frequency < f <sub>IFR</sub>	Yes
6. No connection between Battery and VGO	No
7. FAILSAFE	Yes

### **Table 8. Regulation Features**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
$V_{LON}$	Lamp term turn on threshold 6		0.8	1	1.15	V
I <sub>LON</sub>	Lamp term current sensitivity	V <sub>L</sub> = 1 V to Vsp	0.09		0.78	mA
V <sub>P1</sub>	Initiation of regulation detection phase voltage threshold <sup>7</sup>	I <sub>P</sub> = 1mA (sinking current)	2.5	3	3.5	V
V <sub>P2</sub>	Fault detection phase voltage threshold <sup>8</sup>		7	8	9	V
lР	Sinking current @ P terminal	V <sub>P</sub> = 1.5V	0.5	1	1.8	mA
f <sub>IFR</sub>	Initiation of field regulation frequency		53.04	61	70.15	Hz
FSDF	Field Strobe Duty Factor	@ "power up" with fPHASE < fIFR		31.25		%
LRC	Load Response Control rate <sup>9</sup>		2.125	2.5	2.875	S
f <sub>LRC</sub>	LRC transition frequency	LRC is enabled below this value	263.5	310	356.5	Hz
V <sub>LCB</sub>	"L" term. Cut-Back Setpoint	"L" = 0V, "I" = 0V <sup>10</sup>	V <sub>S</sub> - 20%	V <sub>S</sub> - 25%	V <sub>S</sub> -30%	V

#### Notes:

- 6. Lamp and Ignition are cooperative. Either can turn on the device when the other is left open or held low. When both go below their minimum thresholds the L9468 goes into "L" Terminal Control (LTC). The L9468 will remain in LTC until the phase (P) voltage drops below VP2 and the frequency drops below fIRF at the VP1 threshold then the L9468 is disabled.
- 7. This threshold on the phase signal is used to detect the phase frequency, fIFR, for the Initiation of field regulation.
- 8. This threshold on the phase signal is used to sense the presence of the phase for fault detection purposes.
- 9. This is the time duration the L9468 takes to rump up from 0 % to 100% duty cycle in response to an increased load on the enerator. The LRC ratio is set 1:4 and the Vreg comparator status is latched at foundamental frequency rate.
- 10. Cut-back occurs when both the "L" and "l" terminals are LOW. If the "I" terminal is disconnected it will assume a logic LOW allowing the "L" terminal to perform the function alone. In cut-back, to prevent the loss of phase signal, a 31.25% duty cycle is applied to field output when phase drops below Vp2





# **Package Information**

Figure 6. Multiwatt 8 Mechanical Data & Package Dimensions

DIM.		mm			inch	
DIM.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			5			0.197
В			2.65			0.104
С			1.6			0.063
Е	0.49		0.55	0.019		0.022
F	0.78		0.85	0.030		0.033
F1	0.68		0.75	0.027		0.029
G	2.40	2.54	2.68	0.094	0.10	0.105
G1	17.64	17.78	17.92	0.69	0.70	0.71
H1	19.6			0.772		
H2			20.2			0.795
L	20.35		20.65	0.80		0.81
L2	17.05	17.20	17.35	0.67	0.68	0.68
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L5	15.45		15.75	0.61		0.62
L5*	15.05		15.35	0.59		0.60
L7	2.65		2.9	0.104		0.114
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
U	0.40		0.55	0.015		0.022
Z	0.70		0.85	0.028		0.034
Dia1	3.65		3.85	0.144		0.152
L5 = with wedged frame std.						

# **OUTLINE AND MECHANICAL DATA**





L5\* = with wedged frame anchor holes.

# 5 Revision History

# **Table 9. Revision History**

Date	Revision	Description of Changes
April 2005	1	First Issue



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

