

SYNCHRONOUS PWM CONTROLLER WITH CURRENT LIMIT PROTECTION

PRELIMINARY DATA SHEET

Pb Free Product

DESCRIPTION

- FEATURES

The NX2119 controller IC is a synchronous Buck controller IC designed for step down DC to DC converter applications. It is optimized to convert bus voltages from 2V to 25V to outputs as low as 0.8V voltage. The NX2119 operates at fixed 300kHz, while NX2119A operates at fixed 600kHz, making it ideal for applications requiring ceramic output capacitors. The NX2119 employs fixed loss-less current limiting by sensing the Rdson of synchronous MOSFET followed by latch out feature. Feedback under voltage triggers Hiccup.


Other features of the device are: 5V gate drive, Adaptive = deadband control, Internal digital soft start, Vcc ■ undervoltage lock out and shutdown capability via the □ comp pin. ■

- Bus voltage operation from 2V to 25V
- Fixed 300kHz and 600kHz
- Internal Digital Soft Start Function
- Prebias Startup
- Less than 50 nS adaptive deadband
- Current limit triggers latch out by sensing Rdson of Synchronous MOSFET
- No negative spike at Vout during startup and shutdown
- Pb-free and RoHS compliant

APPLICATIONS

- Graphic Card on board converters
- Memory Vddq Supply
- On board DC to DC such as 12V to 3.3V, 2.5V or 1.8V
- ADSL Modem

-TYPICAL APPLICATION



ORDERING INFORMATION


Device	Temperature	Package	Frequency	Pb-Free
NX2119CSTR	0 to 70°C	SOIC - 8L	300kHz	Yes
NX2119ACSTR	0 to 70°C	SOIC - 8L	600kHz	Yes
NX2119ACUTR	0 to 70°C	MSOP - 8L	600kHz	Yes



ABSOLUTE MAXIMUM RATINGS

CAUTION: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

PACKAGE INFORMATION



ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over Vcc = 5V, and $T_A = 0$ to $70^{\circ}C$. Typical values refer to Ta = $25^{\circ}C$. Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature.

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Reference Voltage						
Ref Voltage	V_{REF}			0.8		V
Ref Voltage line regulation				0.2		%
Supply Voltage(Vcc)						
V _{CC} Voltage Range	V _{CC}		4.5	5	5.5	V
V _{CC} Supply Current (Static)	I _{CC} (Static)	Outputs not switching		3		mΑ
V _{CC} Supply Current	I _{cc}	C_{LOAD} =3300pF F_{S} =300kHz		TBD		mΑ
(Dynamic)	(Dynamic)					
Supply Voltage(V _{BST})						
V _{BST} Supply Current (Static)	I _{BST} (Static)	Outputs not switching		0.2		mA
V _{BST} Supply Current	I _{BST}	C _{LOAD} =3300pF F _S =300kHz		TBD		mΑ
(Dynamic)	(Dynamic)					



PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
Under Voltage Lockout						
V _{CC} -Threshold	V _{CC} _UVLO	V _{CC} Rising	3.8	4	4.2	V
V _{CC} -Hysteresis	V _{CC} _Hyst	V _{CC} Falling		0.2		V
Oscillator (Rt)						
Frequency	Fs	2119		300		kHz
		2119A		600		kHz
Ramp-Amplitude Voltage	V_{RAMP}			1.5		V
Max Duty Cycle				93		%
Min Duty Cycle				0		%
Min LDRV on time				250		nS
Controllable Min on time				100		nS
Error Amplifiers						
Transconductance				2000		umho
Input Bias Current	lb			10		nA
Comp SD Threshold				0.3		V
Soft Start						
Soft Start time	Tss	F _S =300kHz		6.8		mS
High Side						
Output Impedance, Sourcing	R _{source} (Hdrv)	I=200mA		0.9		ohm
Current						
Output Impedance , Sinking Current	R _{sink} (Hdrv)	I=200mA		0.65		ohm
Rise Time	THdrv(Rise)	V_{BST} - V_{SW} =4.5 V		50		ns
Fall Time	THdrv(Fall)	V _{BST} -V _{SW} =4.5V		50		ns
Deadband Time	Tdead(L to	Ldrv going Low to Hdrv going		30		ns
	H) `	High, 10%-10%				
Low Side Driver						
(CL=3300pF)						
Output Impedance, Sourcing	R _{source} (Ldrv)	I=200mA		0.9		ohm
Output Impedance, Sinking	R _{sink} (Ldrv)	I=200mA		0.5		ohm
Rise Time	TLdrv(Rise)	10% to 90%		50		ns
Fall Time	TLdrv(Fall)	90% to 10%		50		ns
Deadband Time	Tdead(H to L)	SW going Low to Ldrv going High, 10% to 10%		30		ns
OCP	-,	1.1.g.1, 1270 18 1970				
OCP voltage				320		mV



PIN DESCRIPTIONS

PIN#	PIN SYMBOL	PIN DESCRIPTION
5	VCC	Power supply voltage. A high freq 1uF ceramic capacitor is placed as close as possible to and connected to this pin and ground pin.
1	BST	This pin supplies voltage to high side FET driver. A high freq 0.1uF ceramic capacitor is placed as close as possible to and connected to these pins and respected SW pins.
3	GND	Ground pin.
6	FB	This pin is the error amplifier inverting input. This pin is connected via resistor divider to the output of the switching regulator to set the output DC voltage. When FB pin voltage is lower than 0.6V, hiccup circuit starts to recycle the soft start circuit after 2048 switching cycles.
7	COMP	This pin is the output of the error amplifier and together with FB pin is used to compensate the voltage control feedback loop. This pin is also used as a shut down pin. When this pin is pulled below 0.3V, both drivers are turned off and internal soft start is reset.
8	SW	This pin is connected to source of high side FET and provides return path for the high side driver. It is also used to hold the low side driver low until this pin is brought low by the action of high side turning off. LDRV can only go high if SW is below 1V threshold.
2	HDRV	High side gate driver output.
4	LDRV	Low side gate driver output.

5



BLOCK DIAGRAM




Figure 2 - Simplified block diagram of the NX2119



APPLICATION INFORMATION

Symbol Used In Application Information:

VIN - Input voltage
VOUT - Output voltage
IOUT - Output current

ΔVRIPPLE - Output voltage ripple
Fs - Working frequency
ΔIRIPPLE - Inductor current ripple

Design Example

The following is typical application for NX2119, the schematic is figure 1.

 $V_{IN} = 5V$

Vout=1.8V

Fs=300kHz

Iout=9A

 $\Delta V_{RIPPLE} <= 20 mV$

 $\Delta V_{DROOP} <= 100 \text{mV} @ 9A \text{ step}$

Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from 20% to 40% of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$L_{OUT} = \frac{V_{IN} - V_{OUT}}{\Delta I_{RIPPLE}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_S}$$

$$I_{RIPPLE} = k \times I_{OUTPUT}$$
...(1)

where k is between 0.2 to 0.4. Select k=0.3, then

$$L_{OUT} = \frac{5V-1.8V}{0.3 \times 9A} \times \frac{1.8V}{5V} \times \frac{1}{300 \text{kHz}}$$
 $L_{OUT} = 1.4 \text{uH}$

Choose inductor from COILCRAFT DO5010P-152HC with L=1.5uH is a good choice.

Current Ripple is recalculated as

$$\Delta I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{L_{OUT}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_{S}}$$

$$= \frac{5V - 1.8V}{1.5 \text{uH}} \times \frac{1.8v}{5v} \times \frac{1}{300 \text{kHz}} = 2.56 \text{A} \qquad ...(2)$$

Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$\Delta V_{RIPPLE} = ESR \times \Delta I_{RIPPLE} + \frac{\Delta I_{RIPPLE}}{8 \times F_{S} \times C_{OUT}} \dots (3)$$

Where ESR is the output capacitors' equivalent series resistance, C_{OUT} is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic, POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, POSCAP are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$ESR_{desire} = \frac{\Delta V_{RIPPLE}}{\Delta I_{RIPPLE}} = \frac{20mV}{2.56A} = 7.8m\Omega \qquad ...(4)$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, for 20mV output ripple, POSCAP 2R5TPE220MC with $12m\Omega$ are chosen.

$$N = \frac{E S R_E \times \Delta I_{RIPPLE}}{\Delta V_{RIPPLE}} \dots (5)$$

Number of Capacitor is calculated as

$$N = \frac{12m\Omega \times 2.56A}{20mV}$$

N = 1.5

The number of capacitor has to be round up to a integer. Choose N = 2.

If ceramic capacitors are chosen as output ca



pacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors.

For example, one 100uF, X5R ceramic capacitor with $2m\Omega$ ESR is used. The amount of output ripple is

$$\Delta V_{RIPPLE} = 2m\Omega \times 2.56A + \frac{2.56A}{8 \times 300kHz \times 100uF}$$
$$= 15mV$$

Although this meets DC ripple spec, however it needs to be studied for transient requirement.

Based On Transient Requirement

Typically, the output voltage droop during transient is specified as:

$$\Delta V_{DROOP} < \Delta V_{TRAN}$$
 @ step load ΔI_{STEP}

During the transient, the voltage droop during the transient is composed of two sections. One Section is dependent on the ESR of capacitor, the other section is a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot, when load from high load to light load with a ΔI_{STEP} transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$\Delta V_{\text{overshoot}} = ESR \times \Delta I_{\text{step}} + \frac{V_{\text{OUT}}}{2 \times L \times C_{\text{OUT}}} \times \tau^2 \qquad ...(6)$$

where t is the a function of capacitor, etc.

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}}}{V_{\text{OUT}}} - ESR \times C_{\text{OUT}} & \text{if } L \geq L_{\text{crit}} \end{cases} \dots (7)$$

where

$$L_{crit} = \frac{ESR \times C_{OUT} \times V_{OUT}}{\Delta I_{step}} = \frac{ESR_E \times C_E \times V_{OUT}}{\Delta I_{step}} \quad ...(8)$$

where ${\rm ESR_E}$ and ${\rm C_E}$ represents ESR and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected output inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR

of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $L \leq L_{\rm crit}$ is true. In that case, the transient spec is dependent on the ESR of capacitor.

In most cases, the output capacitors are multiple capacitors in parallel. The number of capacitors can be calculated by the following

$$N = \frac{ESR_E \times \Delta I_{step}}{\Delta V_{tran}} + \frac{V_{OUT}}{2 \times L \times C_E \times \Delta V_{tran}} \times \tau^2 \qquad ...(9)$$

where

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}}}{V_{\text{OUT}}} - ESR_{\text{E}} \times C_{\text{E}} & \text{if } L \geq L_{\text{crit}} \end{cases} \dots (10)$$

For example, assume voltage droop during transient is 100mV for 9A load step.

If the POSCAP 2R5TPE220MC(220uF, $12m\Omega$) is used, the critical inductance is given as

$$\begin{split} L_{crit} &= \frac{ESR_{E} \times C_{E} \times V_{OUT}}{\Delta I_{step}} = \\ &\frac{12m\Omega \times 220\mu F \times 1.9V}{9A} = 0.56\mu H \end{split}$$

The selected inductor is 1.5uH which is bigger than critical inductance. In that case, the output voltage transient not only dependent on the ESR, but also capacitance.

number of capacitors is

$$\begin{split} \tau &= \frac{L \times \Delta I_{\text{step}}}{V_{\text{OUT}}} - ESR_{\text{E}} \times C_{\text{E}} \\ &= \frac{1.5 \mu H \times 9A}{1.8 V} - 12 \text{m}\Omega \times 220 \mu \text{F} = 4.86 \text{us} \end{split}$$

$$\begin{split} N = & \frac{ESR_{\scriptscriptstyle E} \times \Delta I_{\scriptscriptstyle step}}{\Delta V_{\scriptscriptstyle tran}} + \frac{V_{\scriptscriptstyle OUT}}{2 \times L \times C_{\scriptscriptstyle E} \times \Delta V_{\scriptscriptstyle tran}} \times \tau^2 \\ = & \frac{12 m \Omega \times 9A}{100 m V} + \\ & \frac{1.8 V}{2 \times 1.5 \mu H \times 220 \mu F \times 100 m V} \times (4.86 us)^2 \\ = & 1.7 \end{split}$$

The number of capacitors has to satisfied both ripple and transient requirement. Overall, we can choose N=2.



It should be considered that the proposed equation is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation gives a good start. For more margin, more capacitors have to be chosen after the test. Typically, for high frequency capacitor such as high quality POSCAP especially ceramic capacitor, 20% to 100% (for ceramic) more capacitors have to be chosen since the ESR of capacitors is so low that the PCB parasitic can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has 180° phase shift, and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response, compensator is employed to provide highest possible bandwidth and enough phase margin. Ideally, the Bode plot of the closed loop system has crossover frequency between 1/10 and 1/5 of the switching frequency, phase margin greater than 50° and the gain crossing 0dB with -20dB/decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo oscap and poscap, the frequency of ESR zero caused by output capacitors is higher than the cross-over frequency. In this case, it is necessary to compensate the system with type III compensator. The following figures and equations show how to realize the type III compensator by transconductance amplifier.

$$F_{Z1} = \frac{1}{2 \times \pi \times R_{A} \times C_{2}} \qquad ...(11)$$

$$F_{z2} = \frac{1}{2 \times \pi \times (R_2 + R_3) \times C_3}$$
 ...(12)

$$\mathsf{F}_{\mathsf{P}_1} = \frac{1}{2 \times \pi \times \mathsf{R}_3 \times \mathsf{C}_3} \qquad \dots (13)$$

$$F_{P2} = \frac{1}{2 \times \pi \times R_4 \times \frac{C_1 \times C_2}{C_1 + C_2}} \qquad ...(14)$$

where F_{Z1} , F_{Z2} , F_{P1} and F_{P2} are poles and zeros in the compensator. Their locations are shown in figure 4.

The transfer function of type III compensator for transconductance amplifier is given by:

$$\frac{V_{e}}{V_{out}} = \frac{1 - g_{m} \times Z_{f}}{1 + g_{m} \times Z_{in} + Z_{in} / R_{1}}$$

For the voltage amplifier, the transfer function of compensator is

$$\frac{V_e}{V_{OUT}} = \frac{-Z_f}{Z_{in}}$$

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: $R_4>>2/gm$. And it would be desirable if $R_1||R_2||R_3>>1/gm$ can be met at the same time.




Figure 3 - Type III compensator using transconductance amplifier

Case 1: $F_{LC} < F_o < F_{ESR}$




Figure 4 - Bode plot of Type III compensator

Design example for type III compensator are in order. The crossover frequency has to be selected as $F_{LC} < F_O < F_{ESR}$ and $F_O < = 1/10 \sim 1/5F_s$

1.Calculate the location of LC double pole $\rm F_{LC}$ and ESR zero $\rm F_{ESR}.$

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
$$= \frac{1}{2 \times \pi \times \sqrt{1.5 \text{uH} \times 440 \text{uF}}}$$
$$= 6.2 \text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}}$$
$$= \frac{1}{2 \times \pi \times 6m\Omega \times 440uF}$$
$$= 60.3kHz$$

2. Set R_2 equal to $10k\Omega$.

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} \cdot V_{REF}} = \frac{10k\Omega \times 0.8V}{1.8V \cdot 0.8V} = 8k\Omega$$

Choose $R_1=8k\Omega$.

3. Set zero $F_{Z2} = F_{LC}$ and $F_{p1} = F_{ESR}$.

4. Calculate R_4 and C_3 with the crossover frequency at 1/10~ 1/5 of the switching frequency. Set F_0 =30kHz.

$$C_{3} = \frac{1}{2 \times \pi \times R_{2}} \times (\frac{1}{F_{z2}} - \frac{1}{F_{p1}})$$

$$= \frac{1}{2 \times \pi \times 10 \text{k}\Omega} \times (\frac{1}{6.2 \text{kHz}} - \frac{1}{60.3 \text{kHz}})$$

$$= 2.3 \text{nF}$$

$$R_4 = \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_O \times L}{C_3} \times C_{out}$$

$$= \frac{1.5V}{5V} \times \frac{2 \times \pi \times 30 \text{kHz} \times 1.5 \text{uH}}{2.2 \text{nF}} \times 440 \text{uF}$$

$$= 16.9 \text{kO}$$

Choose $C_3=2.2nF$, $R_4=16.9k\Omega$.

5. Calculate C_2 with zero F_{z1} at 75% of the LC double pole by equation (11).

$$C_2 = \frac{1}{2 \times \pi \times F_{z_1} \times R_4}$$

$$= \frac{1}{2 \times \pi \times 0.75 \times 6.2 \text{kHz} \times 16.9 \text{k}\Omega}$$

$$= 2 \text{nF}$$

Choose C_2 =2.2nF.

6. Calculate C_1 by equation (14) with pole F_{p2} at half the switching frequency.

$$C_{1} = \frac{1}{2 \times \pi \times R_{4} \times F_{P2}}$$

$$= \frac{1}{2 \times \pi \times 16.9 \text{k}\Omega \times 150 \text{kHz}}$$

$$= 63 \text{pF}$$

Choose C₁=68pF.

7. Calculate R₃ by equation (13).

$$R_3 = \frac{1}{2 \times \pi \times F_{P1} \times C_3}$$

$$= \frac{1}{2 \times \pi \times 60.3 \text{kHz} \times 2.2 \text{nF}}$$

$$= 1.2 \text{k}\Omega$$

Choose $R_3=1.2k\Omega$.

 $F_{LC} < F_{ESR} < F_{O}$ Case 2:




Figure 5 - Bode plot of Type III compensator $(F_{1} < F_{ESP} < F_{O})$

If electrolytic capacitors are used as output capacitors, typical design example of type III compensator in which the crossover frequency is selected as $F_{LC} < F_{ESR} < F_O$ and $F_O <= 1/10 \sim 1/5 F_s$ is shown as the following steps. Here two SANYO MV-WG1500 with 13 m Ω is chosen as output capacitor.

1. Calculate the location of LC double pole F and ESR zero F_{ESR}.

$$\begin{aligned} F_{LC} &= \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} \\ &= \frac{1}{2 \times \pi \times \sqrt{1.5 uH \times 3000 uF}} \\ &= 2.3 kHz \end{aligned}$$

$$\begin{aligned} \textbf{F}_{\text{ESR}} &= \frac{1}{2 \times \pi \times \text{ESR} \times \textbf{C}_{\text{OUT}}} \\ &= \frac{1}{2 \times \pi \times 6.5 \text{m}\Omega \times 3000 \text{uF}} \\ &= 8.2 \text{kHz} \end{aligned}$$

2. Set R_2 equal to $10k\Omega$.

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} \cdot V_{REF}} = \frac{10k\Omega \times 0.8V}{1.8V \cdot 0.8V} = 8k\Omega$$

Choose $R_1=8.06k\Omega$.

3. Set zero $F_{z2} = F_{LC}$ and $F_{p1} = F_{ESR}$. 4. Calculate C_3 .

$$C_{3} = \frac{1}{2 \times \pi \times R_{2}} \times (\frac{1}{F_{z2}} - \frac{1}{F_{p1}})$$

$$= \frac{1}{2 \times \pi \times 10 \text{k}\Omega} \times (\frac{1}{2.3 \text{kHz}} - \frac{1}{8.2 \text{kHz}})$$

$$= 4.76 \text{nF}$$

Choose C_3 =4.7nF.

5. Calculate R3.

$$R_3 = \frac{1}{2 \times \pi \times F_{P1} \times C_3}$$
$$= \frac{1}{2 \times \pi \times 8.2 \text{kHz} \times 4.7 \text{nF}}$$
$$= 4.1 \text{k}\Omega$$

Choose $R_2 = 4k\Omega$.

Calculate R₄ with F₀=30kHz.

$$\begin{split} R_4 &= \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_O \times L}{ESR} \times \frac{R_2 \times R_3}{R_2 + R_3} \\ &= \frac{1.5V}{5V} \times \frac{2 \times \pi \times 30 \text{kHz} \times 1.5 \text{uH}}{6.5 \text{m}\Omega} \times \frac{10 \text{k}\Omega \times 4 \text{k}\Omega}{10 \text{k}\Omega + 4 \text{k}\Omega} \\ &= 37.3 \text{k}\Omega \end{split}$$

Choose R_{\perp} =37.4k Ω .

7. Calculate C₂ with zero F₂₁ at 75% of the LC double pole by equation (11).

$$C_2 = \frac{1}{2 \times \pi \times F_{z_1} \times R_4}$$

$$= \frac{1}{2 \times \pi \times 0.75 \times 2.3 \text{kHz} \times 37.4 \text{k}\Omega}$$

$$= 2.4 \text{nF}$$

Choose C₂=2.2nF.

8. Calculate C₁ by equation (14) with pole F_{n2} at half the switching frequency.

$$C_{1} = \frac{1}{2 \times \pi \times R_{4} \times F_{P2}}$$

$$= \frac{1}{2 \times \pi \times 37.4 \text{k}\Omega \times 150 \text{kHz}}$$

$$= 28 \text{pF}$$

Choose C₁=27pF.



B. Type II compensator design

If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.

Type II compensator can be realized by simple RC circuit without feedback as shown in figure 6. $\rm R_3$ and $\rm C_1$ introduce a zero to cancel the double pole effect. $\rm C_2$ introduces a pole to suppress the switching noise. The following equations show the compensator pole zero location and constant gain.

Gain=
$$g_m \times \frac{R_1}{R_1 + R_2} \times R_3$$
 ... (15)

$$F_z = \frac{1}{2 \times \pi \times R_3 \times C_1}$$
 ... (16)

$$F_p \approx \frac{1}{2 \times \pi \times R_3 \times C_2}$$
 ... (17)




Figure 6 - Bode plot of Type II compensator




Figure 7 - Type II compensator with transconductance amplifier

For this type of compensator, $F_{\rm O}$ has to satisfy $F_{\rm LC} < F_{\rm ESR} < < F_{\rm O} < = 1/10 \sim 1/5 F_{\rm s.}$

The following is parameters for type II compensator design. Input voltage is 5V, output voltage is 1.8V, output inductor is 1.5uH, output capacitors are two 1500uF with $13m\Omega$ electrolytic capacitors.

1.Calculate the location of LC double pole $\rm F_{LC}$ and ESR zero $\rm F_{ESR}.$

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
$$= \frac{1}{2 \times \pi \times \sqrt{1.5 \text{uH} \times 3000 \text{uF}}}$$
$$= 2.3 \text{kHz}$$

$$F_{\text{ESR}} = \frac{1}{2 \times \pi \times \text{ESR} \times \text{C}_{\text{OUT}}}$$
$$= \frac{1}{2 \times \pi \times 6.5 \text{m}\Omega \times 3000 \text{uF}}$$
$$= 8.2 \text{kHz}$$

2.Set R_2 equal to $1k\Omega$.

$$R_1 {=} \frac{R_2 {\times} V_{REF}}{V_{OUT} {\cdot} V_{REF}} {=} \frac{1 k \Omega {\times} 0.8 V}{1.8 V {\cdot} 0.8 V} {=} 800 \Omega$$

Choose $R_1=800\Omega$.

- 3. Set crossover frequency at 1/10~ 1/5 of the swithing frequency, here Fo=30kHz.
 - 4. Calculate R₃ value by the following equation.



4. Calculate R₃ value by the following equation.

$$\begin{split} R_{3} &= \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_{O} \times L}{R_{ESR}} \times \frac{1}{g_{m}} \times \frac{V_{OUT}}{V_{REF}} \\ &= \frac{1.5 \text{V}}{5 \text{V}} \times \frac{2 \times \pi \times 30 \text{kHz} \times 1.5 \text{uH}}{6.5 \text{m}\Omega} \times \frac{1}{2.0 \text{mA/V}} \\ &\times \frac{1.8 \text{V}}{0.8 \text{V}} \\ &= 14.6 \text{k}\Omega \end{split}$$

Choose $R_3 = 14.7 k\Omega$.

5. Calculate C_1 by setting compensator zero F_2 at 75% of the LC double pole.

$$C_{1} = \frac{1}{2 \times \pi \times R_{3} \times F_{z}}$$

$$= \frac{1}{2 \times \pi \times 14.7 \text{k}\Omega \times 0.75 \times 2.3 \text{kHz}}$$

$$= 6.3 \text{nF}$$

Choose C₁=6.8nF.

6. Calculate \boldsymbol{C}_2 by setting compensator pole \boldsymbol{F}_p at half the swithing frequency.

$$C_{2} = \frac{1}{\pi \times R_{3} \times F_{s}}$$

$$= \frac{1}{p \times 14.7 k\Omega \times 300 kHz}$$

$$= 72 pF$$

Choose C₄=68pF.


Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at 0.8V. The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is 0.8V when the output voltage is at the desired value. The following equation and picture show the relationship between V_{OUT} , V_{REF} and voltage divider.

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} - V_{REF}} \qquad ...(18)$$

where R₂ is part of the compensator, and the value of R₁ value can be set by voltage divider.

See compensator design for R₁ and R₂ selection.



Voltage divider

Figure 8 - Voltage divider

Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply switching current to the MOSFETs. Usually 1uF ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated as:

$$I_{RMS} = I_{OUT} \times \sqrt{D} \times \sqrt{1 - D}$$

$$D = \frac{V_{OUT}}{V_{IN}}$$
...(19)

 V_{IN} = 5V, V_{OUT} =1.8V, I_{OUT} =9A, using equation (19), the result of input RMS current is 4.3A.

For higher efficiency, low ESR capacitors are recommended. One Sanyo OS-CON 16SP270M 16V 270uF 18m Ω with 4.4A RMS rating are chosen as input bulk capacitors.

Power MOSFETs Selection

The power stage requires two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. In this design example, two IRFR3706 are used. They have the following parameters: V_{DS} =30V, I_{D} =75A, R_{DSON} =9m Ω , Q_{GATE} =23nC.

There are two factors causing the MOSFET power loss:conduction loss, switching loss.

Conduction loss is simply defined as:



$$\begin{aligned} &P_{HCON} \! = \! I_{OUT}^{2} \times D \times R_{DS(ON)} \times K \\ &P_{LCON} \! = \! I_{OUT}^{2} \times (1 \! - \! D) \times R_{DS(ON)} \times K \\ &P_{TOTAL} \! = \! P_{HCON} + P_{LCON} \end{aligned} ...(20)$$

where the R_{DS(ON)} will increases as MOSFET junction temperature increases, K is R_{DS(ON)} temperature dependency. As a result, R_{DS(ON)} should be selected for the worst case, in which K approximately equals to 1.4 at 125°C according to IRFR3706 datasheet. Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$P_{\text{SW}} = \frac{1}{2} \times V_{\text{IN}} \times I_{\text{OUT}} \times T_{\text{SW}} \times F_{\text{S}} \qquad ...(21)$$

where I_{OUT} is output current, T_{SW} is the sum of T_{R} and T_{F} which can be found in mosfet datasheet, and F_{S} is switching frequency. Switching loss P_{SW} is frequency dependent.

Also MOSFET gate driver loss should be considered when choosing the proper power MOSFET. MOSFET gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits. It is proportional to frequency and is defined as:

$$P_{\text{cate}} = (Q_{\text{HGATE}} \times V_{\text{HGS}} + Q_{\text{LGATE}} \times V_{\text{LGS}}) \times F_{\text{S}} \qquad ...(22)$$

where Q_{HGATE} is the high side MOSFETs gate charge, Q_{LGATE} is the low side MOSFETs gate charge, V_{HGS} is the high side gate source voltage, and V_{LGS} is the low side gate source voltage.

This power dissipation should not exceed maximum power dissipation of the driver device.

Over Current Limit Protection

Over current Limit for step down converter is achieved by sensing current through the low side MOSFET. For NX2119, the current limit is decided by the $R_{\rm DSON}$ of the low side mosfet. When synchronous FET is on, and the voltage on SW pin is below 320mV, the over current occurs. The over current limit can be calculated by the following equation.

$$I_{SET} = \frac{320mV}{K \times R_{DSON}}$$

If MOSFET R_{DSON} =9m Ω , the worst case thermal consideration K=1.5, then

$$I_{\text{SET}} = \frac{320 \text{mV}}{\text{K} \times \text{R}_{\text{DSON}}} = \frac{320 \text{mV}}{1.5 \times 9 \text{m}\Omega} = 23.7 \text{A}$$

Layout Considerations


The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.


Start to place the power components, make all the connection in the top layer with wide, copper filled areas. The inductor, output capacitor and the MOSFET should be close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching currents through them. Place input capacitor directly to the drain of the high-side MOSFET, to reduce the ESR replace the single input capacitor with two parallel units. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC. In multilayer PCB use one layer as power ground plane and have a control circuit ground (analog ground), to which all signals are referenced.


The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point.



SOIC8 PACKAGE OUTLINE DIMENSIONS







)L	SOIC-8LD			
MBOL	MILLIMETERS			
SYI	MIN	MAX		
A1	0.10	0.25		
В	0.36	0.46		
С	0.19	0.25		
D	4.80	4.98		
Е	3.81	3.99		
е	1.27 BSC			
Н	5.80	6.20		
h	0.25	0.50		
L	0.41	1.27		
A	1.52	1.72		
α	0°	8°		
ZD	0.53	REF		
A2	1.37	1.57		

SOIC-8LD			
INCHES			
MIN	MAX		
.0040	.0098		
.014	.018		
.0075	.0098		
.189	.196		
.150	.157		
.050 BSC			
.2284	.2440		
.0099	.0196		
.016	.050		
.060	.068		
0°	8°		
.021	REF		
.054	.062		
	INCH MIN .0040 .014 .0075 .189 .150 .050 .2284 .0099 .016 .060 .0°		


NOTES:


- 1. LEAD COPLANARITY SHOULD BE 0 TO 0.10MM (.004") MAX.
- 2. PACKAGE SURFACE FINISHING:
 - (2.1) TOP: MATTE (CHARMILLES $\#18\sim30$).
 - (2.2) ALL SIDES: MATTE (CHARMILLES #18~30).
 - (2.3) BOTTOM: SMOOTH OR MATTE (CHARMILLES $\#18\sim30$).
- 3. ALL DIMENSIONS EXCLUDING MOLD FLASHES AND END FLASH FROM THE PACKAGE BODY SHALL NOT EXCEED 0.25MM (.010") PER SIDE(D).
- <u>A</u> DETAIL OF PIN #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.


11861 Western Avenue, Garden Grove, CA. 92841, 800-877-6458, 714-898-8121, Fax: 714-893-2570



MSOP8 PACKAGE OUTLINE DIMENSIONS







NOTE:

- 1) CONTROLLING DIMENSION: INCHES.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTROSIONS.

Rev.3.2 04/10/08

Microsemi