


TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# TC9432AF

## DIGITAL SERVO SINGLE CHIP PROCESSOR BUILT IN 1 BIT DA CONVERTER

The TC9432AF is a single chip processor which incorporates the following function : synchronous separation protection and interpolation, EFM demodulation, Error correction, microcontroller interface, digital equalizer for use in servo LSI and servo control circuit.

In addition, the TC9432AF incorporates a 1 bit DA converter. In combination with the head amplifier TA2109F, TA2122FN for digital servo, the TC9432AF allow simplified, adjustment-free structuring of CD player system.



Weight : 1.6 g (Typ.)


### FEATURES

- Sync pattern detection, sync signal protection and synchronization can be made correctly.
- Built in EFM demodulation circuit, subcode demodulation circuit.
- Capable of correcting dual C1 correction and quadruple C2 correction using the CIRC correction theoretical format.
- The TC9432AF respond to variable playback system.
- Jitter absorbing capacity of  $\pm 6$  frames.
- Built in 16KRAM.
- Built in digital out circuit.
- Built in L/R independent digital attenuator.
- Audio output responds to bilingual function.
- Reed timing free subcode Q data and capable of synchronous output with audio data.

980910EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

- Built in data slicer and analog PLL (free-adjustment VCO).
- Capable of automatic adjustment function of focus servo and tracking servo, for loop gain, offset and balance.
- Built in RF gain automatic adjustment circuit.
- Built in digital equalizer for phase compensation.
- Built in RAM for digital equalizer for coefficient, and capable of variable pickup.
- Built in focus, tracking servo control circuit.
- Search control corresponds to every mode and can realize high speed and stable search.
- Lens-kick are using speed controlled form.
- Built in AFC circuit and APC circuit for CLV servo of disc motor.
- Built in anti-defect and anti-shock circuit.
- Built in 8 times oversampling 1 bit DA converter.
- Built in analog filter for 1 bit DA converter.
- Built in zero data detect output circuit.
- The TC9432AF capable of 4 times speed operation.
- Built in microcontroller interface circuit.
- CMOS silicon structure and high speed, low power consumption.
- 100 pin flat package.



TC9432AF - 3

## PIN FUNCTION

PIN No.	SYMBOL	I/O	FUNCTIONAL DESCRIPTION	REMARKS															
1	TEST0	I	Test mode terminal. Normally, keep at open.	With pull-up resistor.															
2	$\overline{\text{HSO}}$	O	<table border="1"> <thead> <tr> <th><math>\overline{\text{UHSO}}</math></th> <th><math>\overline{\text{HSO}}</math></th> <th>PLAYBACK SPEED</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>Normal</td> </tr> <tr> <td>H</td> <td>L</td> <td>2 times</td> </tr> <tr> <td>L</td> <td>H</td> <td>4 times</td> </tr> <tr> <td>L</td> <td>L</td> <td>—</td> </tr> </tbody> </table>	$\overline{\text{UHSO}}$	$\overline{\text{HSO}}$	PLAYBACK SPEED	H	H	Normal	H	L	2 times	L	H	4 times	L	L	—	—
$\overline{\text{UHSO}}$	$\overline{\text{HSO}}$	PLAYBACK SPEED																	
H	H	Normal																	
H	L	2 times																	
L	H	4 times																	
L	L	—																	
3	$\overline{\text{UHSO}}$	O																	
4	EMPH	O	Subcode Q data emphasis flag output terminal. Emphasis ON at "H" level and OFF at "L" level. The output polarity can invert by command.	—															
5	LRCK	O	Channel clock output terminal. (44.1 kHz) L-ch at "L" level and R-ch at "H" level. The output polarity can invert by command.	—															
6	V <sub>SS</sub>	—	Digital GND terminal.	—															
7	BCK	O	Bit clock output terminal. (1.4112 MHz)	—															
8	AOUT	O	Audio data output terminal.	—															
9	DOUT	O	Digital data output terminal.	—															
10	MBOV	O	Buffer memory over signal output terminal. Over at "H" level.	—															
11	IPF	O	Correction flag output terminal. At "H" level, AOUT output is made to correction impossibility by C <sub>2</sub> correction processing.	—															
12	SBOK	O	Subcode Q data CRCC check adjusting result output terminal. The adjusting result is OK at "H" level.	—															
13	CLCK	I/O	Subcode P~W data readout clock input/output terminal. This terminal can select by command bit.	—															
14	V <sub>DD</sub>	—	Digital power supply voltage terminal.	—															
15	V <sub>SS</sub>	—	Digital GND terminal.	—															
16	DATA	O	Subcode P~W data output terminal.	—															
17	SFSY	O	Play-back frame sync signal output terminal.	—															
18	SBSY	O	Subcode block sync signal output terminal.	—															
19	SPCK	O	Processor status signal readout clock output terminal.	—															
20	SPDA	O	Processor status signal output terminal.	—															
21	COFS	O	Correction frame clock output terminal. (7.35 kHz)	—															
22	MONIT	O	Internal signal (DSP internal flag and PLL clock) output terminal. Selected by command.	—															
23	V <sub>DD</sub>	—	Digital power supply voltage terminal.	—															

PIN No.	SYMBOL	I/O	FUNCTIONAL DESCRIPTION	REMARKS								
24	TESIO0	I	Test input/output terminal. Normally, keep at "L" level.	—								
25	P2VREF	—	PLL double reference voltage supply terminal.	—								
26	HSSW	O	2/4 times speed at "VREF" voltage.	2-state output. (PVREF, HiZ)								
27	ZDET	O	1bit DA converter zero detect flag output terminal.	—								
28	PDO	O	Phase difference signal output terminal of EFM signal and PLCK signal.	3-state output. (P2VREF, PVREF, VSS)								
29	TMAXS	O	TMAX detection result output terminal. Selected by command bit (TMPS).	3-state output. (P2VREF, PVREF, VSS)								
30	TMAX	O	TMAX detection result output terminal. Selected by command bit (TMPS). <table border="1" data-bbox="558 800 1078 957"> <thead> <tr> <th>DIFFERENCE RESULT</th> <th>TMAX OUTPUT</th> </tr> </thead> <tbody> <tr> <td>Longer than fixed freq.</td> <td>"P2VREF"</td> </tr> <tr> <td>Shorter than fixed freq.</td> <td>"VSS"</td> </tr> <tr> <td>Within the fixed freq.</td> <td>"HiZ"</td> </tr> </tbody> </table>	DIFFERENCE RESULT	TMAX OUTPUT	Longer than fixed freq.	"P2VREF"	Shorter than fixed freq.	"VSS"	Within the fixed freq.	"HiZ"	3-state output. (P2VREF, HiZ, VSS)
DIFFERENCE RESULT	TMAX OUTPUT											
Longer than fixed freq.	"P2VREF"											
Shorter than fixed freq.	"VSS"											
Within the fixed freq.	"HiZ"											
31	LPFN	I	LPF amplifier inverting input terminal for PLL.	Analog input.								
32	LPFO	O	LPF amplifier output terminal for PLL.	Analog output.								
33	PVREF	—	PLL reference voltage supply terminal.	—								
34	VCOREF	I	VCO center frequency reference level terminal. Normally, keep at "PVREF" level.	—								
35	VCOF	O	VCO filter terminal.	Analog output.								
36	AVSS	—	Analog GND terminal.	—								
37	SLCO	O	Data slice level output terminal.	Analog output.								
38	RFI	I	RF signal input terminal.	Analog input. (Z <sub>in</sub> : selected by command)								
39	AVDD	—	Analog power supply voltage terminal.	—								
40	RFCT	I	RFRP signal center level input terminal.	Analog input. (Z <sub>in</sub> : 50 kΩ)								
41	RFZI	I	RFRP zero cross input terminal.	Analog input.								
42	RFRP	I	RF ripple signal input terminal.	Analog input.								
43	FEI	I	Focus error signal input terminal.	Analog input.								
44	SBAD	I	Sub-beam adder signal input terminal.	Analog input.								
45	TSIN	I	Test input terminal. Normally, keep at "VREF" level.	Analog input.								
46	TEI	I	Tracking error signal input terminal. Take in at tracking servo on.	Analog input.								
47	TEZI	I	Tracking error zero cross input terminal.	Analog input. (Z <sub>in</sub> : 10 kΩ)								
48	FOO	O	Focus servo equalizer output terminal.	Analog output.								
49	TRO	O	Tracking servo equalizer output terminal.	(2VREF~AVSS)								
50	VREF	—	Analog reference voltage supply terminal.	—								

PIN No.	SYMBOL	I/O	FUNCTIONAL DESCRIPTION	REMARKS
51	RFGC	O	RF amplitude adjustment control signal output terminal.	3-state PWM signal output. (2VREF, VREF, VSS) (PWM carrier = 88.2 kHz)
52	TEBC	O	Tracking balance control signal output terminal.	
53	TEBC	O	Feed equalizer output terminal.	
54	TEBC	O	Speed error signal or feed search equalizer output terminal.	
55	DMO	O	Disk equalizer output terminal. (PWM carrier = 88.2 kHz for DSP, Synchronize to PXO)	3-state output. (2VREF, VREF, VSS)
56	2VREF	—	Analog double reference voltage supply terminal.	—
57	SEL	O	APC circuit ON/OFF indication signal output terminal. At the laser on time, UHF = L at "HiZ" level and UHF = H at "H" level.	—
58	FLGA	O	External flag output terminal for internal signal. Can select signal from TEZC, $\overline{FOON}$ , $\overline{FOK}$ and RFZC by command.	—
59	FLGB	O	External flag output terminal for internal signal. Can select signal from $\overline{DFCT}$ , $\overline{FOON}$ , $\overline{FMON}$ and RFZC by command.	—
60	FLGC	O	External flag output terminal for internal signal. Can select signal from $\overline{TRON}$ , $\overline{TRSR}$ , $\overline{FOK}$ and $\overline{SRCH}$ by command.	—
61	FLGD	O	External flag output terminal for internal signal. Can select signal from $\overline{TRON}$ , $\overline{DMON}$ , $\overline{HYS}$ and $\overline{SHC}$ by command.	—
62	VDD	—	Digital power supply voltage terminal.	—
63	VSS	—	Digital GND terminal.	—
64	IO0	I/O	General I/O terminal. Can change over input port or output port by command. At the input mode time can readout a state of terminal (H/L) by read command. At the output mode time can control a state of terminal (H/L/HiZ) by command.	—
65	IO1			
66	IO2			
67	IO3			
68	$\overline{DMOUT}$	I	This terminal controls IO0~IO3 terminal. At "L" level time, IO0, 1 out feed equalizer signal of 2-state PWM, IO2, 3 out disk equalizer signal of 2-state PWM.	With pull-up resistor.
69	$\overline{CKSE}$	I	Normally, keep at open.	With pull-up resistor.
70	$\overline{DACT}$	I	DAC test mode terminal. Normally, keep at open.	With pull-up resistor.
71	TESIN	I	Test input terminal. Normally, keep at "L" level.	Analog input.
72	TESIO1	I	Test input/output terminal. Normally, keep at "L" level.	Analog input.
73	VSS	—	Digital GND terminal.	—

PIN No.	SYMBOL	I/O	FUNCTIONAL DESCRIPTION	REMARKS
74	PXI	I	Crystal oscillator connecting input terminal for DSP. Normally, keep at "L" level.	—
75	PXO	O	Crystal oscillator connecting output terminal for DSP.	—
76	V <sub>DD</sub>	—	Digital power supply voltage terminal.	—
77	XV <sub>SS</sub>	—	Oscillator GND terminal for system clock.	—
78	XI	I	Crystal oscillator connecting input terminal for system clock.	—
79	XO	O	Crystal oscillator connecting output terminal for system clock.	—
80	XV <sub>DD</sub>	—	Oscillator power supply voltage terminal for system clock.	—
81	DV <sub>SR</sub>	—	Analog GND terminal for DA converter. (R-ch)	—
82	RO	O	R channel data forward output terminal.	—
83	DV <sub>DD</sub>	—	Analog supply voltage terminal for DA converter.	—
84	DVR	—	Reference voltage terminal for DA converter.	—
85	LO	O	L channel data forward output terminal.	—
86	DV <sub>SL</sub>	—	Analog GND terminal for DA converter. (L-ch)	—
87	TEST1	I	Test mode terminal. Normal, keep at open.	With pull-up resistor.
88	TEST2	I	Test mode terminal. Normal, keep at open.	With pull-up resistor.
89	TEST3	I	Test mode terminal. Normal, keep at open.	With pull-up resistor.
90	BUS0	I/O	Micon interface data input/output terminal.	Schmit input. With pull-up resistor.
91	BUS1	I/O		
92	BUS2	I/O		
93	BUS3	I/O		
94	V <sub>DD</sub>	—	Digital power supply voltage terminal.	—
95	V <sub>SS</sub>	—	Digital GND terminal.	—
96	BUCK	I	Micon interface clock input terminal.	Schmit input.
97	$\overline{\text{CCE}}$	I	Command and data sending/receiving chip enable signal input terminal. The bus line becomes active at "L" level.	Schmit input.
98	TEST4	I	Test mode terminal. Normal, keep at open.	With pull-up resistor.
99	$\overline{\text{TSMOD}}$	I	Local test mode selection terminal.	With pull-up resistor.
100	$\overline{\text{RST}}$	I	Reset signal input terminal. Reset at "L" level.	With pull-up resistor.

## MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage	V <sub>DD</sub>	-0.3~6.0	V
Input Voltage	V <sub>IN</sub>	-0.3~V <sub>DD</sub> +0.3	V
Power Dissipation	P <sub>D</sub>	1420	mW
Operating Temperature	T <sub>opr</sub>	-40~85	°C
Storage Temperature	T <sub>stg</sub>	-55~150	°C

## ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (Unless otherwise specified, V<sub>DD</sub> = AV<sub>DD</sub> = DV<sub>DD</sub> = XV<sub>DD</sub> = 5 V, 2V<sub>REF</sub> = P2V<sub>REF</sub> = 4.2 V, V<sub>REF</sub> = PV<sub>REF</sub> = 2.1 V, Ta = 25°C)

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Assured Supply Voltage		V <sub>DD</sub>	Ta = -40~85°C	4.5	5.0	5.5	V
Assured Supply Current		I <sub>DD</sub>	Normal speed 4 times speed	45 50	50 55	60 65	mA
			XI = 16.9344 MHz				
Input Voltage	"H" Level	V <sub>IH</sub>	CMOS Input Terminal (except Analog input)	3.5	—	—	V
	"L" Level	V <sub>IL</sub>		—	—	1.5	
Input Current	"H" Level	I <sub>IH</sub>	V <sub>IH</sub> = 5 V	—	—	1.0	μA
	"L" Level	I <sub>IL</sub>	V <sub>IL</sub> = 0 V	-1.0	—	—	
Tri-State Leak Current	"H" Level	I <sub>TLH</sub>	V <sub>IH</sub> = 5 V	—	—	0.1	μA
	"L" Level	I <sub>TLL</sub>	V <sub>IL</sub> = 0 V	-0.1	—	—	
Output Current	"H" Level	I <sub>OH</sub> (1)	V <sub>OH</sub> = 4.6 V	—	—	-1.0	mA
	"L" Level	I <sub>OL</sub> (1)	V <sub>OL</sub> = 0.4 V	2.0	—	—	
	"H" Level	I <sub>OH</sub> (2)	V <sub>OH</sub> = 4.6 V	—	—	-1.0	
	"L" Level	I <sub>OL</sub> (2)	V <sub>OH</sub> = 0.4 V	2.0	—	—	
	"H" Level	I <sub>OH</sub> (3)	V <sub>OH</sub> = 4.6 V	-1.4	—	-0.6	
	"L" Level	I <sub>OL</sub> (3)	V <sub>OL</sub> = 0.4 V	0.6	—	1.4	
	"H" Level	I <sub>OH</sub> (4)	V <sub>OH</sub> = 3.8 V	—	—	-1.0	
	"L" Level	I <sub>OL</sub> (4)	V <sub>OL</sub> = 0.4 V	2.0	—	—	
V <sub>REF</sub> Output ON Resistor	R <sub>ON</sub>	following (4) (except TMAXS, TMAX)	—	—	500	Ω	
Pull-up Resistor	R <sub>UP</sub>	following (5)	25.0	50.0	75.0	kΩ	
Osc. Amp. Feedback Resistor	R <sub>N</sub>	between XI-XO and PXI-PXO terminal	1.0	2.0	3.0	MΩ	


	TERMINAL NAME
(1) Terminal	HS <sub>0</sub> , UHS <sub>0</sub> , EMPH, DOUT, MBOV, IPF, SBOK, CLCK, TESIO1 DATA, SFSY, SBSY, SPCK, MONIT, TESIO0, TMAXS, TMAX, SEL FLGA, FLGB, FLGC, FLGD, IO0, IO1, IO2, IO3
(2) Terminal	LRCK, BCK, AOUT, SPDA, COFS, ZDET
(3) Terminal	BUS0~3
(4) Terminal	PDO, TMAXS, TMAX, RFGC, TEBC, FMO, FVO, DMO
(5) Terminal	DMOUT, CKSE, DACT, TSMOD, RST, TEST0~4

AC CHARACTERISTICS


1. Microcomputer interface timing

CHARACTERISTIC	SIMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CCE "H" Clock Pulse Width	$t_{CC}$	—	120	—	—	ns
CCE Status Data Access Time	$t_{CS}$	CCE falling reference	0	—	—	
Status Data Disable Time	$t_{SZ1}$	CCE rising reference	0	—	—	
CCE, BUCK Delay Pulse Width	$t_{CB}$	CCE falling reference	0	—	—	
BUCK "L" Clock Pulse Width	$t_{BLW}$	Write, SRC mode	120	—	—	
	$t_{BLW}$	QDRC mode	240	—	—	
BUCK "H" Clock Pulse Width (1)	$t_{BHW}$	Write, SRC mode	120	—	—	
BUCK "H" Clock Pulse Width (2)	$t_{BHW}$	QDRC mode (x 1)	3000	—	—	
BUCK "H" Clock Pulse Width (3)	$t_{BHW}$	QDRC mode (x 2)	1500	—	—	
BUCK "H" Clock Pulse Width (4)	$t_{BHW}$	QDRC mode (x 4)	800	—	—	
Write Data Set-up Time	$t_{WS}$	BUCK rising reference	60	—	—	
Write Data Hold Time	$t_{WH}$	BUCK rising reference	20	—	—	
PRTY Data Access Time	$t_{BA}$	BUCK falling reference	0	—	—	
Data Disable Time	$t_{SZ2}$	BUCK falling reference	0	—	—	
Read Data Access Time	$t_{RD}$	BUCK falling reference	0	—	—	
Data Disable Time	$t_{SZ3}$	BUCK rising reference	0	—	—	


(a) Idle mode




(b) Write command mode



BXXXXX, FXXXXX command at




(c) Read command mode




2. AOUT terminal output data timing

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Transfer Time (1)	"H" Level	$t_{pLH}$	—	—	5	ns
	"L" Level	$t_{pHL}$	—	—	5	



3. SPDA output timing


CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Transfer Time	"H" Level	$t_{pLH}$	—	3	—	ns
	"L" Level	$t_{pHL}$	—	3	—	



4. DATA, CLCK input/output timing


(a) CLCK input mode

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Clock Pulse Width	"H" Level	$t_{HW}$	CLCK input mode	200	—	—	ns
	"L" Level	$t_{LW}$		200	—	—	
Input Set-up Time		$t_{Su}$		200	—	—	
Transfer Time (1)	"L" Level	$t_{pHL1}$		—	—	5	
Transfer Time (2)	"H" Level	$t_{pLH2}$		—	—	20	
	"L" Level	$t_{pHL2}$		—	—	20	




(b) CLCK output mode ( $t_{HW}$ ,  $t_{LW}$ ,  $t_{pLH3}$  ; 2 times speed = 1/2, 4 times speed = 1/4)

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Clock Pulse Width	"H" Level	$t_{HW}$	CLCK output mode	—	—	1000	ns
	"L" Level	$t_{LW}$		—	—	1000	
Transfer Time (1)	"L" Level	$t_{pHL1}$		—	—	5	
Transfer Time (2)	"H" Level	$t_{pLH2}$		—	—	20	
	"L" Level	$t_{pHL2}$		—	—	20	
Transfer Time (3)	"H" Level	$t_{pLH3}$		—	—	900	



5. SBSY, SBOK input/output control


CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Transfer Time (1)	"H" Level	SBSY	—	—	5	ns
	"L" Level					
Transfer Time (2)	"H" Level	SBOK	—	—	15	
	"L" Level					



6. Output terminal timing

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Output Rising Time (1)	$t_{or1}$	Terminal (1)	—	—	20	ns	
Output Falling Time (1)	$t_{of1}$						
Output Rising Time (2)	$t_{or2}$	Terminal (2)	—	—	20		
Output Falling Time (2)	$t_{of2}$						
Output Rising Time (3)	$t_{or3}$	Terminal (3)	—	—	20		
Output Falling Time (3)	$t_{of3}$						
Output Rising Time (4)	$t_{or4}$	Terminal (4)	$V_{REF} \rightarrow 2V_{REF}$	—	—		20
			$V_{SS} \rightarrow V_{REF}$	—	—		10
Output Falling Time (4)	$t_{of4}$		$2V_{REF} \rightarrow V_{REF}$	—	—		15
			$V_{REF} \rightarrow V_{SS}$	—	—		10

	TERMINAL NAME
(1) Terminal	AOUT, BCK, COFS, LRCK
(2) Terminal	BUS0, BUS1, BUS2, BUS3, CLCK
(3) Terminal	DATA, DOUT, EMPH, FLGA, FLGB, FLGC, FLGD, HSO, IO0, IO1, IO2, IO3, IPF, MONIT, MBOV, SBOK, SBSY, SEL, SFSY, SPCK, UHSO
(4) Terminal	PDO, TMAXS, TMAX, RFGC, TEBC, FMO, DMO, FVO



## Analog circuit characteristics

## 1. A/D converter

CHARACTERISTIC		TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Resolution		—	—	8	—	bit
Sampling Frequency	FE	XI = 16.9344 MHz	—	176.4	—	kHz
	TE		—	176.4	—	kHz
	SBAD		—	88.2	—	kHz
	RFRP		—	176.4	—	kHz
Conversion Input Range		Ex. $V_{SS} = 0\text{ V}$ , $2V_{REF} = 4.2\text{ V}$	$0.15 \times 2V_{REF}$	—	$0.85 \times 2V_{REF}$	V

## 2. D/A converter (Focus, Tracking Equalizer output)

CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Bit Number	—	—	5	—	bit
Sampling Frequency	—	—	2.8	—	MHz
Output Signal Range	—	$AV_{SS}$	—	$2V_{REF}$	V

## 3. PLL filter Amp.

CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input/Output Signal Range	—	$V_{SS}$	—	$2V_{REF}$	V
Frequency Characteristics	-3 dB point, RNF = 15 k $\Omega$	2	4	—	MHz

## 4. VCO (PLL)

CHARACTERISTIC		TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Center Oscillation Frequency		LPFO = $V_{REF}$ , V <sub>COREF</sub> = $V_{REF}$	—	34.6	—	MHz
Frequency Variation Range		V <sub>COREF</sub> = $V_{REF}$ , V <sub>COGSL</sub> = "H"	$\pm 40$	$\pm 50$	—	%
		V <sub>COREF</sub> = $V_{REF}$ , V <sub>COGSL</sub> = "L"	—	$\pm 40$	—	
V <sub>COREF</sub> Terminal Input Voltage Range	upper limit	$V_{REF}$ reference	—	—	1.0	V
	lower limit		-0.5	—	—	

## 5. TEZI signal comparator

CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Range	—	$V_{SS}$	—	$2V_{REF}$	V
Input Amplitude	—	1.0	—	3.5	$V_{p-p}$
Hysteresis Voltage	$V_{REF}$ reference	—	100	—	mV

## 6. RFZI signal comparator

CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Range	—	$V_{SS}$	—	$2V_{REF}$	V
Input Amplitude	—	1.0	—	3.5	$V_{p-p}$
Hysteresis Voltage	$V_{REF}$ reference (no external register to RFCT terminal)	—	100	—	mV

## 7. Data slicer circuit

CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
(Comparator)					
Input Amplitude	$V_{REF}$ reference	—	1.2	2.0	$V_{p-p}$
Response Time	$RFI = 0.6 V_{p-p}$ , $f = 700$ kHz	30	60	90	ns
(R-2R DAC)					
Output Conversion Range	—	1.58	—	2.59	V
Output Impedance	—	—	2.5	—	$k\Omega$


## 8. PWM converter output (RFGC, TEBC, FMO, FVO, DMO)

CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
PWM Accuracy	—	—	8	—	bit
Sampling Frequency	—	—	88.2	—	kHz
Output Signal Range	—	$AV_{SS}$	—	$2V_{REF}$	V

DAC CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Total Harmonic Distortion + Noise	THD + N	1	1 kHz sine wave, full scale input, PXI = "L"	—	- 85	- 80	dB
S/N Ratio	S/N	1	PXI = "L"	90	100	—	dB
Dynamic Range	DR	1	1 kHz sine wave, full scale input, PXI = "L"	85	90	—	dB
Cross Talk	CT	1	1 kHz sine wave, full scale input, PXI = "L"	—	- 90	- 85	dB
Analog Output Amplitude	DAC out	1	1 kHz sine wave, full scale input, PXI = "L"	1.12	1.20	1.28	V <sub>rms</sub>

TEST CIRCUIT 1 : Application circuit is used.




LPF : SHIBASOKU 725C  
Distortion meter : SHIBASOKU 725C

CHARACTERISTICS	DISTORTION FILTER SETTING : A-WAIT
THD + N, CT	OFF
S / N, DR	ON


A-WAIT : IEC-A (corresponding)

APPLICATION CIRCUIT



**OUTLINE DRAWING**  
QFP100-P-1420-0.65A

Unit : mm



Weight : 1.6 g (Typ.)