## TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

## TC94A29FAG, TC94A29FB

Single-Chip CD Processor with Built-in Controller (CD-CX)

The TC94A29FAG/FB is a single-chip CD processor for digital servo, which incorporates a 4-bit microcontroller.

The controller features an LCD driver, 4-channel 6-bit AD converter, 1 port 2-channel 2/3-line or UART serial interface module, a buzzer, 20-bit general-purpose counter function, interrupt function, and 8-bit timer/counter. The CPU can select one of four operating clocks ( $16.9344-\mathrm{MHz}, 75-\mathrm{kHz}$ or $32.768-\mathrm{kHz}$ crystal oscillator and CR oscillator), facilitating interface with the CD processor.

The CD processor incorporates sync separation protection and interpolation, EFM demodulator, error correction, digital equalizer for servo, and servo controller. The CD processor also incorporates a 1-bit DA converter. In combination with the TA2157F/FN digital servo head amplifier, the TC94A29FAG/FB can very simply configure an adjustment-free CD player.

Thus, the IC is suitable for CD systems for automobiles and radio-cassette players.

## Features

- Single-chip CD processor with on-chip CMOS LCD driver and 4-bit microcontroller
- Operating supply voltage:

CD in operation: VDD $=3.0$ to 3.6 V (3.3 V typ.)
CD stopped: VDD $=1.8$ to 3.6 V (only CPU in operation)

- Supply current:

CD in operation: IDD $=30 \mathrm{~mA}$ (typ.)
CD stopped: IDD $=1.5 \mathrm{~mA}$ (CD standby mode, with $16.9344-\mathrm{MHz}$ crystal oscillator, CPU in operation) CD stopped: IDD $=50 \mu \mathrm{~A}$ (CD standby mode, with $75-\mathrm{kHz}$ crystal oscillator, CPU in operation)

- Operating temperature range: $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$
- Package: LQFP/QFP-64 ( $0.5 / 0.65-\mathrm{mm}$ pitch, 1.4 mm thick)
- E2PROM: TC94AE29FAG/FB


## 4-bit Microcontroller

- Program memory (ROM): 16 bits $\times 8$ Ksteps
- Data memory (RAM): 4 bits $\times 512$ words
- Instruction execution time: $1.42 \mu \mathrm{~s}, 40 \mu \mathrm{~s}, 91.6 \mu \mathrm{~s}$, TOSC $\times 3$ (Every instruction consists of a single word.)
- Crystal oscillator frequency: $16.9344 \mathrm{MHz}, 75 \mathrm{kHz}, 32.768 \mathrm{kHz}$, CR oscillation frequency
- Stack levels: 6
- AD converter: 6 bits $\times 4$ channels
- LCD driver: $1 / 4$ duty, $1 / 2$ or $1 / 3$ bias method, 64 segments (max.)
- I/O ports: CMOS I/O ports: 26 (max.)

N-channel open-drain I/O ports (for up to 5.5 V ): 3 (max.)

- Timer/counter: 8 bits (timer mode, pulse width detector and measure function)
- General-purpose counter: $20 \mathrm{bits}, 0.1 \mathrm{MHz}$ to 20 MHz , Vin $=0.2 \mathrm{Vpp}$ (min.), input amplifier incorporated
- Serial interface module: 1 port 2 channel supporting $2 / 3$-line method or UART (two input channels)
- Four buzzer types: $0.75 \mathrm{kHz}, 1 \mathrm{kHz}, 1.5 \mathrm{kHz}$, and 3 kHz
- Four modes: continuous, single-shot, 10 Hz intermittent, and 10 Hz intermittent at 1 Hz intervals
- Interrupts: 1 external, 3 internal (CD sub-sync, serial interface, 8-bit timer)
- Back-up mode: Four types: CD standby (CD processor stopped)

Clock stop (oscillator stopped)
Hardware wait (only crystal oscillator in operation)
Software wait (CPU in intermittent operation)

- Reset function: Power-on reset circuit, supply voltage detector (detection voltage $=1.5 \mathrm{~V}$ typ.)


## CD Processor

- Reliable sync pattern detection, sync signal protection and interpolation
- Built-in EFM demodulator and subcode decoder
- High-correction capability using Cross Interleave Read Solomon Code (CIRC) logical equation C1 correction: dual
C2 correction: quadruple
- Jitter absorption capability of $\pm 6$ frames
- Built-in 16 KB RAM
- Built-in digital output circuit
- Built-in L/R independent digital attenuator
- Bilingual audio output
- Audio output: 32 fs , 48 fs or 64 fs selectable
- Subcode Q data is read-timing free and can be driven out in sync with audio data.
- Built-in data slicer and analog PLL (adjustment-free VCO used) circuit
- Automatic adjustment of loop gain, offset, and balance at focus servo and tracking servo
- Built-in RF gain auto-adjusting circuit
- Built-in digital equalizer for phase compensation
- Supports different pickups using on-chip digital equalizer coefficient RAM.
- Built-in focus and tracking servo control circuit
- Search control supports all modes and realizes high-speed, stable search.
- Lens kick and feed kick use speed control method.
- Built-in AFC and APC circuits for disc motor CLV servo
- Built-in defect/shock detector
- Built-in 8 times over-sampling digital filter and 1-bit DA converter
- Built-in analog filter for 1-bit DA converter
- Built-in zero-data detection output circuit
- Supports double-speed operation.

Note: Output pins for subcode Q data and audio data have multiplexed functions for controller-dedicated pins. The function of each pin can be switched by program.

## Pin Connections



Block Diagram


## Pin Functions

\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{l}
Pin \\
No.
\end{tabular} \& Symbol \& Pin Name \& Function and Operation \& Remarks \\
\hline 49 \& \(\overline{\text { RESET }}\) \& Reset input \& \begin{tabular}{l}
System reset input pin for the device. \\
A reset is applied while the \(\overline{\text { RESET }}\) signal is low. When it is high, the \(16.9344-\mathrm{MHz}\) crystal oscillator ( \(\mathrm{XI}, \mathrm{XO}\) ) starts operating. The controller counts clock pulses from this oscillator and waits a specified standby time (approximately 50 ms ) before starting the controller program from address 0 . The CD processor is placed in the standby state at this time. \\
Normally, raising the voltage on MVDD from 0 to 1.8 V or higher triggers a system reset (power-on reset) so that the RESET pin should be held at high.
\end{tabular} \&  \\
\hline 50

51 \& \begin{tabular}{l}
P8-0 <br>
/MXI <br>
/OSC <br>
(BRK1) <br>
P8-1 /MXO (BRK2)

 \& 

I/O port 8-0 /crystal oscillator <br>
/CR oscillator <br>
I/O port 8-1 /crystal oscillator

 \& 

2-bit CMOS I/O port. <br>
Input/output can be specified for each bit. When the pins are used as I/O port input, each pin can be pulled up or down by program. When backup release for clock stop mode or wait mode is enabled for the pins, a change in a pin can release the backup state. <br>
The program can set these pins to be used for a $75-\mathrm{kHz}$ or $32.768-\mathrm{kHz}$ dedicated crystal oscillator. The P8-0 pin can also be used for a CR oscillator. These clocks are used for the operation of the controller and peripheral devices. Upon a system reset, the $16.9344-\mathrm{MHz}$ crystal oscillator ( $\mathrm{XI}, \mathrm{XO}$ ) is selected as the clock for controller and peripheral device operation. The program can subsequently set the pins to oscillator pins and switch the clock generated from the oscillator to the controller clock. When the pins are used for an oscillator, executing the CKSTP instruction causes its oscillation to stop. <br>
(Note) When the P8-0 pin is used for a CR oscillator, the P8-1 pin can used as an I/O port pin. <br>
(Note) Backup release is enabled for both pins simultaneously. <br>
(Note) Use a crystal oscillator having a good startup characteristic. <br>
(Note) Upon a system reset, the pins are set to I/O port input. <br>
(Note) After setting the pins to oscillator pins, wait until oscillation settles before switching the controller clock.

 \& 

(When used for I/O port) <br>
(When used for crystal oscillator) <br>
(When P8-0 is used for CR oscillator)
\end{tabular} <br>

\hline
\end{tabular}

| Pin <br> No. | Symbol | Pin Name | Function and Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 52 53 54 55 | P2-0/COM1 <br> P2-1/COM2 <br> P2-2/COM3 <br> P2-3/COM4 | I/O port 2 /LCD common output | 24-bit CMOS I/O port and 3-bit N-channel open-drain I/O port. <br> Input/output can be specified for each bit. When the P6-0 to P6-3 pins are used as I/O port input, each pin can be pulled up or down by program. When the P5-1 (BRK3) to P7-2 (BRK16) pins are used as I/O port input and backup release for clock stop mode or wait mode is enabled for those pins (enabled/disabled in port units), a change in any of the pins can release the backup state. The P7-0 to P7-2 pins constitute an N-channel open-drain I/O port, to which a voltage of up to 5.5 V can be applied. <br> I/O ports 2 to 6 can be set to LCD driver output |  |
| 56 | $\begin{gathered} \text { TEST } \\ \text { /P3-0/S1 } \end{gathered}$ | Test input <br> /I/O port 3-0 <br> /LCD segment output | pins by program. The COM1 to COM4 pins drive common signals to the LCD panel while the S1 to S16 pins drive segment signals. The COM1 to COM4 signals configure a matrix with the S1 to S16 signals to display up to 64 segments. <br> When the LCDoff bit is set to 0 , the COM1 to COM4 and S1 to S4 pins are collectively set to LCD output. For S5 to S16, the program can specify either I/O port or segment output individually for each pin. <br> The LCD can be driven by the 1/4-duty, 1/2-bias method (frame frequency: 62.5 Hz ) or the 1/4-duty, 1/3-bias method (frame frequency: 125 Hz ). When the $1 / 2$ bias method is set, three common output levels (MVDD, 1/2MVDD and GND) and two segment output levels (MVDD and GND) appear on the pins. When the $1 / 3$ bias method is set, four common and segment output levels (MVDD, 1/3MVDD, 2/3MVDD and GND) appear on the pins. |  |
| 57 58 59 | $\begin{aligned} & \mathrm{P} 3-1 / \mathrm{S} 2 \\ & \mathrm{P} 3-2 / \mathrm{S} 3 \\ & \mathrm{P} 3-3 / \mathrm{S} 4 \end{aligned}$ | I/O port 3 /LCD segment output | released, a non-select waveform (bias voltage) is driven and the DISP OFF bit is set to 0 , after which the common signals are driven. <br> During a system reset ( $\overline{\text { RESET }}=$ low), the TEST/P3-0/S1 pin is pulled down and accepts |  |
| 60 61 62 63 | $\begin{aligned} & \mathrm{P} 4-0 / \mathrm{S} 5 \\ & \mathrm{P} 4-1 / \mathrm{S} 6 \\ & \mathrm{P} 4-2 / \mathrm{S} 7 \\ & \mathrm{P} 4-3 / \mathrm{S} 8 \end{aligned}$ | I/O port 4 /LCD segment output | test mode input. This pin should be left open or applied low level during a reset. <br> The P5-1 to P6-3 and P1-0 to P1-2 pins can be set to CD processor-dedicated pins on a per pin basis. The CD processor functions are as follows: <br> (Continued on next page) |  |



| Pin <br> No. | Symbol | Pin Name | Function and Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 10 | $\begin{gathered} \text { P1-0/SCK1 } \\ \text { /RX1 } \\ \text { /CTin } \\ \text { /DATA } \\ \text { (BRK10) } \end{gathered}$ | I/O port 1-0 /serial clock input/output 1 /serial receive data 1 /counter clock input /CD processor function | The P1-0 pin has multiplexed functions for general-purpose counter input. The input frequency is 0.1 MHz to 20 MHz . The counter incorporates an input amplifier and operates with capacitance-coupled small amplitudes. The counter is a 20-bit counter and can store 20-bit data directly in memory. The gate time can be selected from among $1 \mathrm{~ms}, 4 \mathrm{~ms}, 16 \mathrm{~ms}$ and 64 ms (when the $75-\mathrm{kHz}$ crystal oscillator is used). In manual mode, the gate can be turned on and off within the specified time using instructions. <br> The P1-0 to P1-2 and P7-0 to P7-2 pins have multiplexed functions for serial interface (SIO) circuit input/output pins. |  |
| 11 | $\begin{gathered} \text { P1-1/SDIO1 } \\ \text { /TX1 } \\ \text { /SFSY } \\ \text { (BRK11) } \end{gathered}$ | I/O port 1-1 /serial data input/output 1 /serial transmit data 1 /CD processor function |  |  |
| 12 | $\begin{aligned} & \text { P1-2/SI1 } \\ & \text { /SBSY } \\ & \text { (BRK12) } \end{aligned}$ | I/O port 1-2 /serial data input 1 <br> /CD processor function | The SIO is a serial interface supporting 2-line and 3 -line methods as well as UART. The TC94A29FAG/FB has CMOS input/output pins (SCK1/RX1, SDIO1/TX1, SI1) and N-channel open-drain (supporting up to 5.5 V ) input/output pins (SCK2/RX2, SDIO2/TX2, SI2). One of the two sets of pins can be selected as serial interface. The serial interface circuit supports various options, including the number of the clock edge to be used, the serial clock input/output, and the clock frequency. These options facilitate controlling the LSI and communications between the controllers. When SIO interrupts are enabled, an interrupt is generated as soon as execution of the SIO completes, causing the program to jump to address 4. | (When used for I/O port) |
| 13 | $\begin{aligned} & \text { P1-3/BUZR } \\ & \text { (BRK13) } \end{aligned}$ | I/O port 1-3 /buzzer output |  | (When P1-0 is used for general-purpose counter) |
| 14 | $\begin{gathered} \text { P7-0/SCK2 } \\ \text { /RX2 } \\ \text { (BRK14) } \end{gathered}$ | I/O port 7-0 <br> /serial clock input/output 2 <br> /serial receive data 2 | address 4. <br> The P1-3 pin has multiplexed functions for a buzzer output pin. One of four frequencies |  |
| 15 | $\begin{gathered} \text { P7-1/SDIO2 } \\ \text { /TX2 } \\ \text { (BRK15) } \end{gathered}$ | I/O port 7-1 /serial data input/output 2 /serial transmit data 2 | and 3 kHz can be selected for buzzer output (when the $75-\mathrm{kHz}$ clock is used). The buzzer is driven at the selected frequency in one of four modes: continuous, single-shot, $10-\mathrm{Hz}$ |  |
| 16 | $\begin{gathered} \text { P7-2/INTR } \\ \text { /SI2 } \\ \text { (BRK16) } \end{gathered}$ | I/O port 7-2 /interrupt input /serial data input 2 | intermittent, and $10-\mathrm{Hz}$ intermittent at $1-\mathrm{Hz}$ intervals. <br> The P7-2 pin has multiplexed functions for an external interrupt input pin. When interrupts are enabled and a pulse of $1.65 \mu \mathrm{~s}$ to $4.96 \mu \mathrm{~s}$ or more ( $13.3 \mu \mathrm{~s}$ to $40 \mu \mathrm{~s}$ when the $75-\mathrm{kHz}$ clock is used) is applied to this pin, an interrupt is generated and the program jumps to address 1. The input logic and rising/falling edge can be selected for interrupt inputs. This input can be applied as the clock gate signal to the internal 8 -bit timer/counter, which allows input pulse width to be detected and measured. <br> (Note) Backup release is enabled or disabled in port units. <br> (Note) Upon a system reset, the pins are set to I/O port input. <br> (Note) When the $32.768-\mathrm{kHz}$ crystal oscillator or the CR oscillator is used, the general-purpose counter is used as a timer. |  |


| Pin <br> No. | Symbol | Pin Name | Function and Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 8 | $M V_{\text {DD }}$ | Power supply pins for controller block | Power supply pins for the controller block. <br> Normally, $\mathrm{V}_{\mathrm{DD}}=3.0$ to 3.6 V . <br> When only the CPU operates (when the $75-\mathrm{kHz} / 32.768-\mathrm{kHz}$ oscillator is used), it can operate at $\mathrm{V}_{\mathrm{DD}}=1.8 \text { to } 3.6 \mathrm{~V}$ <br> In the backup state (when the CKSTP instruction is executed), current dissipation decreases ( $10 \mu \mathrm{~A}$ or below), allowing the power supply voltage to be reduced to 1.0 V . |  |
| 9 | MV ${ }_{\text {SS }}$ |  | Raising the voltage on MVDD pin from 0 V to 1.8 V or higher triggers a system reset, causing the program to start from address 0 (power-on reset). <br> (Note) At power-on reset operation, allow 1 ms to 50 ms while the device power supply voltage rises. <br> (Note) The backup current is the total of currents for $C V_{D D}, M V_{D D}$ and $D V_{D D}$. |  |
| 17 | PDO | CD processor control input/output pin | Output pin for a phase error signal between the EFM and PLCK signals. <br> Drives one of four values: $A V_{D D}, \mathrm{Hi}-Z$, <br> $\mathrm{V}_{\text {REF }}, \mathrm{AV}_{\text {SS }}$ |  |
| 18 | TMAX |  | TMAX detection result output pin. <br> Longer than specified cycle: Drives a high level (AVDD) <br> Shorter than specified cycle: Drives a low level (AVSS) <br> Within specified cycle: Hi-Z |  |
| 19 | LPFN |  | Inverted input pin for PLL low-pass filter amplifier. |  |
| 20 | LPFO |  | Output pin for PLL low-pass filter amplifier. |  |
| 21 | VCOF |  | VCO filter pin |  |
| 22 | $\mathrm{AV}_{\text {SS }}$ |  | Ground pin for analog block | - |




| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Symbol | Pin Name | Function and Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 44 | DVDD | Audio DAC output | DA converter block power supply pin <br> The TC94A39FAG/FB consumes less current in CD standby mode. | DV ${ }_{\text {DD }}$ |
| 45 | RO |  | R-channel data forward rotation output pin |  |
| 46 | DVSS |  | DA converter block ground pin |  |
| 47 | LO |  | L-channel data forward rotation output pin |  |
| 48 | DVR |  | Reference voltage pin |  |

## Maximum Ratings $\left(\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, C V_{D D}=D V_{D D}=A V_{D D}=M V_{D D}\right)$

| Characteristic |  | Symbol | Rating | Units |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | $V_{\text {DD }}$ | -0.3 to 4.0 | V |
| Input voltage ${ }^{\text {(Note 1) }}$ | CV ${ }_{\text {DD }}$ pin | VIN1 | -0.3 to $C V_{\text {DD }}+0.3$ | V |
|  | $\mathrm{AV}_{\text {DD }} \mathrm{pin}$ | $\mathrm{V}_{\text {IN2 }}$ | -0.3 to $A V_{\text {DD }}+0.3$ |  |
|  | DV ${ }_{\text {DD }}$ pin | $V_{\text {IN3 }}$ | -0.3 to $\mathrm{DV}_{\mathrm{DD}}+0.3$ |  |
|  | MV ${ }_{\text {DD }}$ pin | VIN4 | -0.3 to MV ${ }_{\text {DD }}+0.3$ |  |
|  |  | VIN5 | -0.3 to 6.0 |  |
| Power dissipation | TC94A29FAG | $P_{D}$ | 400 | mW |
|  | TC94A29FB |  | 500 |  |
| Operating temperature |  | Topr | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | $\mathrm{T}_{\text {stg }}$ | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note 1: $\mathrm{V}_{\mathrm{IN} 1}$; Pins 41 and 42
$\mathrm{V}_{\text {IN2 } 2}$; Pins 17 to 39 (excluding power supply pins)
VIN3; Pins 45, 47 and 48
$V_{\text {IN4 }}$; Pins 1 to 13 and 49 to 64 (excluding power supply pins)
$V_{\text {IN5 }} ;$ Pins 14, 15 and 16

## Electrical Characteristics

( $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, C V_{D D}=M V_{D D}=D V_{D D}=A V_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=1.65 \mathrm{~V}$ unless otherwise stated)

| Parameter | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating supply voltage range | $\mathrm{V}_{\text {DD1 }}$ | - | CPU and CD in operation $M V_{D D}=C V_{D D} \geqq D V_{D D}=A V_{D D}$ <br> (Note 4) | 3.0 | ~ | 3.6 | V |
|  | $\mathrm{V}_{\text {DD2 }}$ |  | CPU in operation (CD standby, $16.9344-\mathrm{MHz}$ crystal oscillator/CR oscillator used) <br> (Note 4) | 3.0 | $\sim$ | 3.6 |  |
|  | VDD3 |  | Only CPU in operation (CD standby, $75-\mathrm{kHz} / 32.768-\mathrm{kHz}$ crystal oscillator used) (Note 5) | 1.8 | $\sim$ | 3.6 |  |
| Memory hold voltage range | MV ${ }_{\text {HD }}$ | - | Crystal oscillator stopped (CKSTP instruction executed) <br> (Note 4) | 1.0 | ~ | 3.6 | V |
| Operating power supply current <br> (Note 2) | IDD1 | - | CPU and CD in operation ( $\mathrm{XI}=16.9344-\mathrm{MHz}$ crystal oscillator used) | - | 30 | 50 | mA |
|  | IDD2 |  | Only CPU in operation ( $\mathrm{XI}=16.9344-\mathrm{MHz}$ crystal oscillator used) | - | 1.5 | - |  |
|  | IDD3 |  | CPU in operation (MXI = 75-kHz crystal oscillator connected) | - | 50 | 100 | $\mu \mathrm{A}$ |
|  | IDD4 |  | CPU in operation (OSC $=0.5-\mathrm{MHz}$ oscillation) | - | 2.0 | - | mA |
|  | IDD5 |  | Standby mode (only crystal oscillator in operation, $\mathrm{MXI}=75 \mathrm{kHz}$ | - | 40 | 80 | $\mu \mathrm{A}$ |
| Memory hold current | $\mathrm{Ml}_{\mathrm{HD}}$ | - | $\left(\mathrm{CV}_{\mathrm{DD}} / \mathrm{MV}_{\mathrm{DD}} / \mathrm{AV}_{\mathrm{DD}} / \mathrm{DV}_{\mathrm{DD}}\right)$ Crystal oscillator stopped (CKSTP instruction executed) | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| Oscillation frequency | $\mathrm{f}_{\mathrm{MXT}}$ | - | (MXI-MXO) Crystal oscillator selected (Note 3) (Note 5) | 30 | ~ | 100 | kHz |
|  | fXt |  | (XI-XO) (Note 4) | - | 16.9344 | - | MHz |
|  | fosc |  | (OSC) CR oscillator selected | 0.01 | $\sim$ | 0.75 |  |
| Oscillating frequency error | $\Delta \mathrm{f}$ OSC | - | (OSC) CR oscillator selected | - | - | 15 | \% |
| Crystal oscillator start time | $\mathrm{t}_{\text {st }}$ | - | $\begin{aligned} & \text { (MXI-MXO) } \\ & \text { Crystal oscillator } f_{m x t}=75 \mathrm{kHz} / 32.768 \mathrm{kHz} \end{aligned}$ | - | - | 1.0 | S |
| Crystal oscillator amplifier feedback resistance | $\mathrm{R}_{\mathrm{fXT} 1}$ | - | (XI-XO) | 0.5 | 1.0 | 2.0 | $\mathrm{M} \Omega$ |
|  | $\mathrm{R}_{\mathrm{fXT}}$ |  | (MXI-MXO) | - | 16 | - |  |
| Crystal oscillator output resistance | $\mathrm{R}_{\text {out } 1}$ | - | (XO) | 0.25 | 0.5 | 1.0 | $\mathrm{k} \Omega$ |
|  | Rout2 |  | (MXO) | 50 | 100 | 200 |  |
| Dropout voltage detect voltage | $\mathrm{V}_{\text {DET }}$ | - | (MVDD) Dropout voltage detector enabled | 1.4 | 1.5 | 1.6 | V |
| Dropout voltage detector operating current | $I_{D D}-V_{D}$ | - |  | - | 100 | - | $\mu \mathrm{A}$ |

Note 2: The operating power supply current includes the total current through all $C V_{D D}, M V_{D D}, D V_{D D}$ and $A V_{D D}$ power supply pins.

Note 3: Design and specify constants according to the crystal oscillator to be connected.
Note 4: The values are guaranteed when $C V_{D D}=M V_{D D}=D V_{D D}=A V_{D D}=3.0$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$.
Note 5: The values are guaranteed when $\mathrm{CV}_{\mathrm{DD}}=\mathrm{MV}_{\mathrm{DD}}=\mathrm{DV} \mathrm{DD}=\mathrm{AV} \mathrm{DD}_{\mathrm{D}}=1.8$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $75^{\circ} \mathrm{C}$.

General-purpose counter (CTin)

| Parameter | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency range | $\mathrm{f}_{\mathrm{C}}$ | - | $\mathrm{V}_{\text {IN }}=0.2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \quad$ (Note 4) | 0.1 | - | 20 | MHz |
| Input amplitude range | $\mathrm{V}_{\mathrm{CT}}$ | - | (Note 4) | 0.2 | - | 2.0 | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
| Operating power supply current | IDD-CT | - | General-purpose counter operating current, $\mathrm{f}_{\mathrm{in}}=20 \mathrm{MHz}$ | - | 0.7 | - | mA |
| Input amplifier feedback resistance | $\mathrm{R}_{\mathrm{flN}}$ | - | (CTin) | 200 | 350 | 1000 | k ת |

Note 4: The values are guaranteed when $C V_{D D}=M V_{D D}=D V_{D D}=A V_{D D}=3.0$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$.

## LCD common and segment outputs (COM1 to COM4, S1 to S16)

| Parameter |  | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current | High level | $\mathrm{IOH}^{1}$ | - | $\mathrm{V}_{\mathrm{OH}}=2.9 \mathrm{~V}$ (LCD output) | - | -300 | - | $\mu \mathrm{A}$ |
|  | Low level | IOL1 |  | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ (LCD output) | - | 450 | - |  |
| Bias current | 1/2 level | $\mathrm{V}_{\mathrm{BS} 2}$ | - | No load (common output, 1/2 bias method) | 2.3 | 2.5 | 2.7 | V |
|  | 1/3 level | $\mathrm{V}_{\mathrm{BS} 1}$ |  | No load (LCD output, 1/3 bias method) | 1.47 | 1.67 | 1.87 |  |
|  | 2/3 level | $\mathrm{V}_{\mathrm{BS} 3}$ |  |  | 3.13 | 3.33 | 3.53 |  |
| LCD operating power supply current |  | IDD-LCD | - | LCD driver operating current | - | 50 | - | $\mu \mathrm{A}$ |

## I/O ports (P1-0 to P6-3, P8-0, P8-1, P7-0 to P7-3)

| Parameter |  | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current | High level | IOH 2 | - | $\mathrm{V}_{\mathrm{OH}}=2.9 \mathrm{~V}$ (P1-0~P6-3, P8-0, P8-1) | -1.0 | -2.0 | - | mA |
|  | Low level | IOL2 |  | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ (P1-0~P6-3, P8-0, P8-1) | 1.0 | 2.0 | - |  |
|  |  | Iol3 |  | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ (P7-0 to P7-3) | 5 | 15 | - |  |
| Input leakage current |  | lıI | - | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}(\mathrm{P} 1-0 \text { to } \mathrm{P} 6-3, \mathrm{P} 8-0, \mathrm{P} 8-1) \end{array}$ | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ (P7-0 to P7-3) |  | - | - | $\pm 1.0$ |  |
| Input voltage | High level |  | $\mathrm{V}_{\mathrm{IH}}$ | - | - | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \times \\ 0.8 \end{gathered}$ | ~ | $M V_{\text {DD }}$ | V |
|  | Low level | VIL | - |  | 0 | ~ | $\begin{gathered} M V_{D D} \\ \times 0.2 \end{gathered}$ |  |  |
| Input pull-up/down resistance |  | $\mathrm{R}_{\text {IN1 }}$ | - | (P6-0 to P6-3, P8-0, P8-1) Pull-down/up specified | 25 | 50 | 120 | k $\Omega$ |  |
|  |  | $\mathrm{R}_{\text {IN2 }}$ |  | (P3-0) Test input pulled down | - | 10 | - |  |  |

## AD converter (ADin1 to ADin4)

| Parameter | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog input voltage range | $\mathrm{V}_{\text {AD }}$ | - | ADin1 to ADin4 | 0 | ~ | $M V_{\text {DD }}$ | V |
| Resolution | $V_{\text {RES }}$ | - | - | - | 6 | - | bit |
| Total conversion error | - | - | $\mathrm{MV}_{\mathrm{DD}}=1.8 \sim 3.6 \mathrm{~V}, \mathrm{Ta}=-30 \sim 75^{\circ} \mathrm{C}$ (Note 6) | - | - | $\pm 2.0$ | LSB |
|  |  |  | $\mathrm{MV}{ }_{\text {DD }}=2.0 \sim 3.6 \mathrm{~V}, \mathrm{Ta}=-40 \sim 85^{\circ} \mathrm{C} \quad$ (Note 6) | - | - | $\pm 1.0$ |  |
| Analog input leakage current | l LI | - | $\mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}(\mathrm{ADin} 1$ to ADin 4$)$ | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |

Note 6: The values are guaranteed when $\mathrm{CV}_{\mathrm{DD}}=\mathrm{DV}_{\mathrm{DD}}=\mathrm{AV} \mathrm{VD}_{\mathrm{D}}=3.0$ to 3.6 V .

PDO, TMAX, RFGC, TEBC, FMO, DMO, TRO, FOO, and SEL output

| Parameter |  | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current | High level | $\mathrm{IOH6}$ | - | $\mathrm{V}_{\mathrm{OH}}=2.9 \mathrm{~V}$ (SEL, TMAX) | -2.0 | - | - | mA |
|  | Low level | IOL4 |  | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ (SEL, TMAX) | 2.0 | - | - |  |
| Output resistance |  | $\mathrm{R}_{\text {out } 3}$ | - | (RFGC, TEBC, FMO, DMO, TRO, FOO) | - | 3.0 | - | $k \Omega$ |
|  |  | Rout4 |  | (PDO) | - | 5.0 | - |  |
| V REF output ON resistance |  | $\mathrm{R}_{\text {on }}$ | - | (RFGC, TEBC, FMO, DMO, PDO) | - | - | 500 | $\Omega$ |

Transfer delay time (BCK, LRCK, AOUT, DOUT, IPF, SBOK, CLCK, DATA, SFSY, SBSY)

| Parameter |  | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer delay time | High level | $\mathrm{t}_{\mathrm{pLH}}$ | - | - | - | 10 | - | ns |
|  | Low level | $\mathrm{t}_{\mathrm{pHL}}$ |  | - | - | 10 | - |  |

CD processor AD conversion block (FEI, TEI, RFRP, SBAD)

| Parameter | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | - | - | (FEI, TEI, RFRP, SBAD) | - | 8 | - | bit |
| Sampling frequency | - | - | (FEI, TEI, RFRP) | - | 176.4 | - | kHz |
|  |  |  | (SBAD) | - | 88.2 | - |  |
| Conversion input range | - | - | $A V_{\text {DD }}=3.3 \mathrm{~V}$ (FEI, TEI, RFRP, SBAD) | $\begin{aligned} & 0.15 \times \\ & A V_{D D} \end{aligned}$ | - | $\begin{aligned} & 0.85 \times \\ & A V_{D D} \end{aligned}$ | V |

CD processor DA conversion block (focus tracking system)

| Parameter | Symbol | Test <br> Circuit | Test Condition | Min | Typ. | Max |
| :--- | :---: | :---: | :--- | :---: | :---: | :---: | Units | (FOO, TRO) |
| :--- |
| Number of bits |
| Sampling frequency |
| Conversion output range |

## CD processor PLL/VCO block

| Parameter | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input/output signal range | - | - | (LPFN, LPFO) | $\mathrm{AV}_{\text {SS }}$ | - | AV ${ }_{\text {DD }}$ | V |
| Frequency characteristic | - | - | (LPFN-LPFO) -3dB point (Gain = 1) | - | 8 | - | MHz |
| Oscillation center frequency | - | - | LPFO $=\mathrm{V}_{\text {REF }}$ | - | 34 | - | MHz |
| Frequency variable range | - | - | [VCOGSL] bit = Low | -30 | - | +30 | \% |
|  |  |  | [VCOGSL] bit = High | -40 | - | +40 |  |

CD processor comparator (TEZI, RFZI)

| Parameter | Symbol | Test <br> Circuit | Test Condition | Min | Typ. | Max | Units |
| :--- | :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Input range | - | - | (TEZI, RFZI) | $\mathrm{AV}_{\mathrm{SS}}$ | - | $\mathrm{AV}_{\mathrm{DD}}$ | V |
| Hysteresis voltage | - | - | (TEZI, RFZI) $\mathrm{V}_{\text {REF }}$ reference | -50 | - | +50 | mV |
| Input resistance | $\mathrm{Z}_{\mathrm{in} 2}$ | - | (TEZI, RFZI) | - | 10 | - | $\mathrm{k} \Omega$ |

## CD processor data slicer (RFI/SLCO)

| Parameter | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input amplitude | - | - | (RFI) $\mathrm{V}_{\text {REF }}$ reference | 0.6 | 1.2 | 2.0 | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
| Input resistance | $\mathrm{Z}_{\mathrm{in} 1}$ | - | (RFI) Set resistance by CD command | - | 20 | - | k $\Omega$ |
|  |  |  |  | - | 10 | - |  |
| DAC resolution | - | - | (SLCO) R-2R DAC | - | 6 | - | bit |
| DAC output conversion range | - | - | (SLCO) R-2R DAC | $\begin{aligned} & \hline 0.75 \times \\ & \mathrm{V}_{\text {REF }} \end{aligned}$ | - | $\begin{aligned} & 1.25 \times \\ & \mathrm{V}_{\text {REF }} \end{aligned}$ | V |
| DAC output impedance | - | - | (SLCO) R-2R DAC | - | 2.5 | - | $\mathrm{k} \Omega$ |

1-bit DA converter

| Parameter | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total harmony distortion | THD + N | - | $1-\mathrm{kHz}$ sine wave, full-scale input | - | -85 | -77 | dB |
| S/N ratio | S/N (1) | - | Internal Zero detect = OFF | 85 | 91 | - | dB |
|  | S/N (2) |  | Internal Zero detect $=$ ON | 95 | 100 | - |  |
| Dynamic range | DR | - | $1-\mathrm{kHz}$ sine wave, input reduction of -60 dB | 83 | 90 | - | dB |
| Crosstalk | CT | - | $1-\mathrm{kHz}$ sine wave, full-scale input | - | -90 | -83 | dB |
| Analog output level | DACout | - | $1-\mathrm{kHz}$ sine wave, full-scale input | 790 | 825 | 860 | mVrms |

## Package Dimensions



Weight: 0.32 g (typ.)

## Package Dimensions




Weight: 0.45 g (typ.)

## RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

