TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

## TC94A04AF,TC94A04AFD

1 chip Audio Digital Processor

TC94A04AF/AFD is a single-chip audio Digital Signal Processor, incorporating 4 way stereo analog switch, 2 ch AD converter, 4 ch DA converter, and electronic volume for trimming.

It is possible to realize many applications, such as sound field control -hall simulation, for example-, digital filter for equalizers, surround, base boost and something.

## Features

- Incorporates a 4 ch-stereo analog switch for AD converter input.
- Incorporates a 1 ch stereo line-out.
- Incorporates a 1 bit $\sum \Delta$-type AD converter (two channels). THD: -82dB (typ.) S/N: 95dB (typ.)
- Incorporates a 1 bit $\sum \Delta$-type DA converter (four channels). THD: -86dB (typ.) S/N: 98dB (typ.)
- Incorporates a trimming analog volume for each output of DA converter. 0dB to -24 dB ( 1 dB step)
- As digital input/output port, this has 3 input port ( 6 ch ) and 1 output port ( 2 ch ), enabling input/output of sampling of 96 $\mathrm{kHz} / 24$ bit.
- Incorporates a built-in digital de-emphasis filter.
- Incorporates a digital attenuator.
- Incorporates a boot ROM to set a coefficient automatically,

Boot ROM: 512 words

- The DSP block specifications are as follows:

Data bus: 24 bits
Multiplier/adder: 24 bits $\times 16$ bits +43 bits $\rightarrow 43$ bits
Accumulator: 43 bits (sign extension: 4 bits)
Program ROM: 1024 words $\times 32$ bits
Coefficient RAM: 384 words $\times 16$ bits
Coefficient ROM: 256 words $\times 16$ bits
Offset RAM: 16 words $\times 11$ bits
Data RAM: 256 words $\times 24$ bits
Interface buffer RAM: 32 words $\times 16$ bits
Operation speed: 22.5 MIPS ( 510 step/fs: master clock $=768 \mathrm{fs}$, $\mathrm{fs}=44.1 \mathrm{kHz}$ )
Note 1: At the time of an analog input, approximately 170 steps ( 85 step/ch) in 510 step are used for the operation of the decimation filter for AD converters.

- Incorporates data delay RAM (32 kbits).

Delay RAM: 2048 words $\times 16$ bits ( 32 kbits)

- The microcontroller interface can be selected between Toshiba original 3 line mode and $\mathrm{I}^{2} \mathrm{C}$ mode.
- CMOS silicon structure supports high speed.
- Power supply is a single 5 V .
- The package are 60 -pin and 80 pin flat package.

Block Diagram/Pin Connection
TC94A04AF



## Pin Functions

| Pin No. <br> TC94A <br> 04AF |  | TC94A <br> 04AFD <br> (Note 3) | Symbol | I/O |  |
| :---: | :---: | :---: | :---: | :--- | :--- |

Note 2: 28 to 33 pin (TC94A04AF): Input level changes TTL/CMOS level by the command (42h: VS). Output is fixed to CMOS level.
In case of TC94A04AFD, pin number are 39 to 41 pins and 43 to 46 pins.
Note 3: In case of TC94A04AFD, these are NC pins as below. Normally open, otherwise it connects to VDD or GND. $6,10,12,16,19,22,29,31,34,36,42,44,47,51,56,62$ to $64,73,77$ pins.

| Pin No. <br> TC94A <br> 04AF |  | TC94A <br> 04AFD <br> (Note 3) | Symbol | I/O |  |
| :---: | :---: | :---: | :---: | :--- | :--- |

Note 2: 28 to 33 pin (TC94A04AF): Input level changes TTL/CMOS level by the command (42h: VS). Output is fixed to CMOS level. In case of TC94A04AFD, pin number are 39 to 41 pins and 43 to 46 pins.

Note 3: In case of TC94A04AFD, these are NC pins as below. Normally open, otherwise it connects to VDD or GND. $6,10,12,16,19,22,29,31,34,36,42,44,47,51,56,62$ to $64,73,77$ pins.

## Explanation of Block Operations

## 1. Explanation Pin Operations

| Pin No. |  | Symbol | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { TC94A } \\ & 04 \mathrm{AF} \end{aligned}$ | TC94A <br> 04AFD <br> (Note 3) |  |  |
| $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{gathered} \mathrm{XI} \\ \mathrm{XO} \end{gathered}$ | Master mode: Connect the crystal oscillator <br> Slave mode: Supplies an external master clock to XI. <br> Master clock is 768 fs . Each master-clock frequency to fs is as follows. |
| 1, 4 to 25 | 2, 5 to 35 | Omitted | - |
| 26 | 37 | V ${ }_{\text {DDR }}$ | Power pin for delay RAM |
| 27 | 38 | GNDR | Ground pin for delay RAM |
| 28 | 39 | SYNC | Program SYNC signal input pin |
| 29 | 40 | ELRI/O | LR clock pin for serial data input (DIN)/serial data output (DOUT). <br> When you carry out a slave operation to a serial input/output data, please set it as an input. And when you carry out a master operation, please set it as an output (command 43h: SIOS). Output frequency can perform selection of $1 \mathrm{fs} / 2$ fs by ELRQS (command: 40h). |
| 30 | 41 | EBCI/O | Bit clock pin for serial data input (DIN)/serial data output (DOUT). <br> When you carry out a slave operation to a serial input/output data, please set it as an input. And when you carry out a master operation, please set it as an output (command 43h: SIOS). Output frequency can be select as follows by EBCQS (command: 40h). |
| $\begin{aligned} & 31 \\ & 32 \\ & 33 \end{aligned}$ | $\begin{aligned} & 43 \\ & 45 \\ & 46 \end{aligned}$ | DIN2 <br> DIN1 <br> DINO | Serial data input pin. The serial data of a total of 6 -channels can be inputted. Switching of the number of channel is set by CHSI (command: 42h). Moreover, switching of master/slave function is set by SIS (command: 42h) |
| 34 | 48 | DOUT | Serial data output pin. Connected to internal register for output in DSP block. The internal register connected is set up by CHSO (command: 43h). |
| 35 | 49 | $V_{\text {DD }}$ | Power pin |
| 36 | 50 | $\overline{\mathrm{RST}}$ | Reset pin. "L" at initialization. |

Note 3: In case of TC94A04AFD, these are NC pins as below. Normally open, otherwise it connects to VDD or GND. $6,10,12,16,19,22,29,31,34,36,42,44,47,51,56,62$ to $64,73,77$ pins.


Note 3: In case of TC94A04AFD, these are NC pins as below. Normally open, otherwise it connects to VDD or GND. $6,10,12,16,19,22,29,31,34,36,42,44,47,51,56,62$ to $64,73,77$ pins.

## 2. Microcontroller Interface

### 2.1 Standard Transmission Mode

When I2CS = "L", data can be transmitted or received in Standard Transmission mode.
When the $\overline{\mathrm{CS}}$ signal is Low, control from the microcontroller is enabled.
The IFCK signal is the transmit/receive clock.
The IFDI signal is the data. The TC94A04AF/AFD loads the IFDI signal on the IFCK signal rising edge.
When $\overline{\mathrm{CS}}=$ "H", the IFCK and IFDI signals are don't care.

### 2.1.1 Setting Resisters



Cn: COMMAND
Dn: Data

The registers are set by command using the IFDI signals.
The first byte is a command, which differs for each register. The data sent after that are fixed to two bytes. Both command and data are sent starting from the MSB.
Data are loaded the rising edge of the IFCK signal. Note that commands or data that must be switched, such as the RUN-MUTE command (command-44h) or the IFF flag (command-4Ah), must be synchronized with the SYNC signal and loaded on that signal.

### 2.1.2 Setting RAM (sequential)

| $\overline{C S}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IFCK |  |

The RAMs are set by command data using the IFDI signal.
The first byte is a command, which differs for each RAM. The next two bytes contain the start address for the RAM written.
The length of the data field following the RAM address bytes is $2 \times \mathrm{n}$ bytes. The address is automatically incremented by 1 .
During program running, 1 word of data is written at a time in internal RAM synchronizing with a SYNC signal.
Therefore, when performing continuously two or more write to word, unless it applies more than $1 / \mathrm{fs}$ [sec] per 1 word and it sets up, taking in of data is not performed correctly.
At the time of program STOP, it is written in asynchronous.

### 2.1.3 Setting RAM (ACMP mode)



In ACMP mode, the TC94A04AF/AFD does not write data directly to coefficient RAM (CRAM) or offset RAM (OFRAM). In this mode, data must be written to the interface buffer RAM (IFB-RAM). Then, all the data are updated together in a period of 1 fs .
For example, if a signal flow filter is designed as in the following diagram, unless the K1 to K5 data are batch-updated, the circuit may resonate. The same applies to the K6 to K10 data.
Using ACMP mode can reduce the noise caused by updating coefficients while the TC94A04AF/AFD is operating.
IFB-RAM is 32 -word memory. Therefore, data can be updated at one time in units of up to 32 -words.
The length of the data field is $2 \times \mathrm{n}$ bytes, where $\mathrm{n} \leqq 32$.
In addition, operation at the time of transmitting other commands, before package rewriting of the data by ACMP mode was completed cannot be guaranteed.
Please set up again after initializing by $\overline{\mathrm{RST}}$ terminal or the initialization command.


Write one by onak
Update for 1 fs

## $2.2 \quad I^{2} \mathrm{C}$ Bus Mode

When I2CS = " H ", data can be transmitted or received in $\mathrm{I}^{2} \mathrm{C}$ bus mode.
When the $\overline{\mathrm{CS}}$ signal is Low, control from the microcontroller is enabled.
In $I^{2} \mathrm{C}$ mode, the $\overline{\mathrm{CS}}$ signal can be used fixed to "L". The IFCK signal is the transmit/receive clock.
The IFDI signal is the data.
The TC94A04AF/AFD loads the IFDI data on the IFCK signal rising edge.
When $\overline{\mathrm{CS}}=$ " H ", IFCK and IFD signal are don't care.

### 2.2.1 Setting Registers



> An: $I^{2} C$ address Cn: COMMAND Dn: Data

The registers are set by command data using the IFDI signal.
The first byte after the $\mathrm{I}^{2} \mathrm{C}$ address $(=32 \mathrm{~h})$ is a command, which differs for each register. The data sent after that are fixed to two bytes. Both command and data are sent starting from the MSB in $\mathrm{I}^{2} \mathrm{C}$ format.
The data loaded internally every two bytes. Note that commands or data that must be switched on the SYNC signal, such as the RUN command (command-44h) or the IFF flag (command-4Ah), must be synchronized with the SYNC signal and loaded on that signal.

### 2.2.2 Setting RAM (sequential)


Cn: COMMAND
An: $I^{2} C$ address
RAn: RAM-ADDRESS
Dn: Data

The RAMs are set by command data using the IFDI signal.
The first byte after the $I^{2} \mathrm{C}$ address ( 32 h ) is a command, which differs for each RAM. The next two bytes contain the start address for each RAM
The length of the data field following the RAM address bytes is $2 \times \mathrm{n}$ bytes. The address is automatically incremented by 1 .
During program running, 1 word of data is written at a time in internal RAM synchronizing with a SYNC signal.
Therefore, when performing continuously two or more write to word, unless it applies more than $1 / \mathrm{fs}$ [sec] per 1 word and it sets up, taking in of data is not performed correctly.
At the time of program STOP, it is written in asynchronous.

### 2.2.3 Setting RAM (ACMP mode)



In ACMP mode, the TC94A04AF/AFD does not write data directly to coefficient RAM (CRAM) or offset RAM (OFRAM). In this mode, data must be written to the interface buffer RAM (IFB-RAM). Then, all the data are updated together in a period of 1 fs .
For example, if a signal flow filter is designed as in the following diagram, unless the K1 to K5 data are batch-updated, the circuit may resonate. The same applies to the K6 to K10 data.
Using ACMP mode can reduce the noise caused by updating coefficients while the TC94A04AF/AFD is operating.
IFB-RAM is 32 -word memory. Therefore, data can be updated at one time in units of up to 32 -words.
The length of the data field is $2 \times \mathrm{n}$ bytes, where $\mathrm{n} \leqq 32$.
In addition, operation at the time of transmitting other commands, before package rewriting of the data by ACMP mode was completed cannot be guaranteed.
Please set up again after initializing by $\overline{\mathrm{RST}}$ terminal or the initialization command.


Write one by onew
Update for 1 fs

## 3. Control Commands

The following table lists the control commands that can be used from the microcontroller.

### 3.1 Control-Command Table

Table 1 Control commands

| Command | Code | R/W | Description | RAM <br> Sequential | Transfer Sync/Async to SYNC Signal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TIMING | 40h | W | Timing | - | Async |
| BOOT | 41h |  | Self boot ROM start address | - | Async |
| DIN/AIN | 42h |  | Setting digital/analog input | - | Async |
| DOUT/AOUT | 43h |  | Setting digital/analog output | - | Async |
| RUN-MUTE | 44h |  | Program execution, mute | - | Sync |
| MSEQ | 45h |  | Sequential RAM | - | Sync: RUN, Async: STOP |
| CRAM | 46h |  | CRAM | Enable |  |
| CRAM-ACMP | 47h |  | CRAM (ACMP mode) |  | Async |
| ORAM | 48h |  | ORAM |  | Sync: RUN, Async: STOP |
| ORAM-ACMP | 49h |  | ORAM (ACMP mode) |  | Async |
| IFF | 4Ah |  | IFF setting | - | Sync |
| DE-EMPH | 4Bh |  | De-emphasis | - | Sync |
| DAC-LR | 4Ch |  | DAC output trim level (L/R-ch) | - | Sync |
| DAC-CS | 4Dh |  | DAC output trim level (C/S-ch) | - | Sync |
| DF-ATT | 4Eh |  | DF attenuator level (all ch) | - | Async |
| M-RST | 4Fh |  | Initialization | - | Async |

Note 4: The command which is "Sync" in the transfer Sync with Sync signal needs to set the $\overline{\mathrm{CS}}=\mathrm{H}$ section to a minimum of 1 fs more until it transmits the follwing command. (It need more than $22.68 \mu \mathrm{~s}$ at $\mathrm{fs}=44.1 \mathrm{KHz}$.)

### 3.2 Control Commands Description

Each command explanation is shown below. *mark in each command explanation table shows the initial value at the time of reset.

Command-40h (0100 0000): TIMING (4400h*)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | SYPD | SYD1 | SYD0 | 0 | SYPA | SYA1 | SYA0 | 0 | SYPS | SYS1 | SYS0 | 0 | ELROS | EBC- <br> OS1 | EBC- <br> OS0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| D15 | - | Fixed to 0 (zero) | - | - |
| D14 | SYPD | ASP digital block sync polarity switching | 0 | ASP program starts on falling edge |
|  |  |  | 1* | ASP program starts on rising edge |
| $\begin{aligned} & \text { D13 } \\ & \text { D12 } \end{aligned}$ | $\begin{aligned} & \text { SYD } \\ & \text { [1:0] } \end{aligned}$ | ASP digital block SYNC signal input switching | 0* | Signal after SYNC 1 fs output |
|  |  |  | 1 | Signal after SYNC 2 fs output 2 fs (for 96 kHz sampling) |
|  |  |  | 2 | SYNC pin |
|  |  |  | 3 | ELRI/O pin |
| D11 | - | Fixed to 0 (zero) | - | - |
| D10 | SYPA | DF block sync polarity switching | 0 | DF-processing starts in a falling |
|  |  |  | 1* | DF-processing starts in a rising |
| $\begin{aligned} & \text { D9 } \\ & \text { D8 } \end{aligned}$ | $\begin{aligned} & \text { SYA } \\ & {[1: 0]} \end{aligned}$ | DF block sync input switching | 0* | SYNC 1 fs output |
|  |  |  | 1 | SYNC 2 fs output |
|  |  |  | 2 | Reserved |
|  |  |  | 3 | Reserved |
| D7 | - | Fixed to 0 (zero) | - | - |
| D6 | SYPS | SYNC circuit input polarity switching (SYNC reference signal) | 0* | Reference input = L Lch |
|  |  |  | 1 | Reference input = H Lch |
| $\begin{aligned} & \text { D5 } \\ & \text { D4 } \end{aligned}$ | $\begin{aligned} & \text { SYS } \\ & {[1: 0]} \end{aligned}$ | SYNC circuit input switching (SYNC reference signal) | 0* | Internal divided results |
|  |  |  | 1 | SYNC pin |
|  |  |  | 2 | ELRI/O pin |
|  |  |  | 3 | Output ELRI/O pin input divided by 2 (for 96 kHz sampling) |
| D3 | - | Fixed to 0 (zero) | - | - |
| D2 | ELROS | Select the clock at the time of ELRI/O output | 0* | 1 fs (Internal fs) |
|  |  |  | 1 | 2 fs (Internal fs $\times 2$ ) |
| $\begin{aligned} & \text { D1 } \\ & \text { D0 } \end{aligned}$ | $\begin{gathered} \text { EBCOS } \\ {[1: 0]} \end{gathered}$ | Select the clock at the time of EBCI/O output | 0* | 32 fs (Internal fs $\times 32$ ) |
|  |  |  | 1 | 64 fs (Internal fs $\times 64$ ) |
|  |  |  | 2 | 128 fs (Internal fs $\times 128$ ) |
|  |  |  | 3 | Reserved |

Command-41h (0100 0001): BOOT (0000h*)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | BTA8 | BTA7 | BTA6 | BTA5 | BTA4 | BTA3 | BTA2 | BTA1 | BTA0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| D15 <br> to <br> D7 | - | Fixed to 0 (zero) | - | - |
| D8 <br> to <br> D0 | BTA | Self-boot ROM start address | 000h <br> to <br> 1FEh | Starts self-boot operation from specified address |

Command-42h (0100 0010): DIN/AIN (0100h*)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | $D 7$ | $D 6$ | $D 5$ | $D 4$ | $D 3$ | $D 2$ | $D 1$ | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHSI <br> 1 | CHSI <br> 0 | VS | AUTO | AIS4 | AIS3 | AIS2 | AIS1 | ZDE | SIS | ISLT1 | ISLT0 | IBCS1 | IBCS0 | IFMT1 | IFMT0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { D15 } \\ & \text { D14 } \end{aligned}$ | $\begin{aligned} & \text { CHSI } \\ & {[1: 0]} \end{aligned}$ | Serial input (SI) switching | 0* | Analog 2 ch input |
|  |  |  | 1 | Digital 4 ch input ( 2 ch input by the program is possible) |
|  |  |  | 2 | Digital 6 ch input |
|  |  |  | 3 | Analog and Digital MIX mode |
| D13 | VS | Switching threshold of input pin <br> [SYNC \|ELRI/O |EBCI/O | DIN2 |DIN1 |DIN0] | 0* | CMOS level |
|  |  |  | 1 | TTL level |
| D12 | AUTO | Auto mute (analog input) | 0* | Mute OFF |
|  |  |  | 1 | Mute ON |
| $\begin{gathered} \hline \text { D11 } \\ \text { D10 } \\ \text { D9 } \\ \text { D8 } \end{gathered}$ | AIS <br> [4:1] | Switching analog input | 0 to <br> Fh <br> (1*) | AIS4: LIN4/RIN4 pin, AIS3: LIN3/RIN3 pin, <br> AIS2: LIN2/RIN2 pin, AIS1: LIN1/RIN1 pin <br> Select channel, it was set as " 1 ". (output from OUTL/OUTR) MIX between channels is also possible. |
| D7 | ZDE | Digital-input zero-level detection mute function | 0* | Mute OFF |
|  |  |  | 1 | Mute ON |
| D6 | SIS | Serial input | 0* | Master (synchronizes with internal clock (output from ELRI/O EBCI/O pin)) |
|  |  |  | 1 | Slave (synchronizes with external clock (input from ELRI/O । EBCI/O pin)) |
| $\begin{aligned} & \text { D5 } \\ & \text { D4 } \end{aligned}$ | $\begin{aligned} & \text { ISLT } \\ & \text { [1:0] } \end{aligned}$ | Number of serial input slots | 0* | 16 slots (bit clock = 32 fs ) |
|  |  |  | 1 | 20 slots (bit clock $=40 \mathrm{fs}$ ) |
|  |  |  | 2 | 24 slots (bit clock $=48 \mathrm{fs}$ ) |
|  |  |  | 3 | 32 slots (bit clock = 64 fs ) |
| $\begin{aligned} & \text { D3 } \\ & \text { D2 } \end{aligned}$ | IBCS <br> [1:0] | Serial input bit length | 0* | 16 bits |
|  |  |  | 1 | 18 bits |
|  |  |  | 2 | 20 bits |
|  |  |  | 3 | 24 bits |
| $\begin{aligned} & \text { D1 } \\ & \text { D0 } \end{aligned}$ | $\begin{aligned} & \text { IFMT } \\ & {[1: 0]} \end{aligned}$ | Serial input format | 0* | Pads from the beginning |
|  |  |  | 1 | Pads from the end |
|  |  |  | 2 | I2S format |
|  |  |  | 3 |  |

## Command-43h (0100 0011): DOUT/AOUT (0080h*)

| D15 | D14 | D13 | D12 | D11 | $D 10$ | $D 9$ | $D 8$ | $D 7$ | $D 6$ | $D 5$ | $D 4$ | $D 3$ | $D 2$ | $D 1$ | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | HSMP | 0 | 0 | SIOS | SOS | CHSO <br> 1 | CHSO <br> 0 | OSLT <br> 1 | OSLT <br> 0 | OBCS <br> 1 | OBCS <br> 0 | OFMT <br> 1 | OFMT <br> 0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{D} 15 \\ \text { to } \\ \mathrm{D} 13 \end{gathered}$ | - | Fixed to 0 (zero) | - | - |
| D12 | HSMP | Switching high sampling of analog output | 0* | Normal rate |
|  |  |  | 1 | High sampling rate |
| $\begin{aligned} & \text { D11 } \\ & \text { D10 } \end{aligned}$ | - | Fixed to 0 (zero) | - | - |
| D9 | SIOS | Switching input/output of ELRI/O, EBCI/O pin | 0* | Input |
|  |  |  | 1 | Output |
| D8 | SOS | Serial output | 0* | Master (synchronizes with internal clock (output from EBLRI/O, EBCI/O pin)) |
|  |  |  | 1 | Slave (synchronizes with external clock (input from EBLR/O, EBCI/O pin)) |
| $\begin{aligned} & \text { D7 } \\ & \text { D6 } \end{aligned}$ | $\begin{gathered} \text { CHSO } \\ {[1: 0]} \end{gathered}$ | Serial output switching | 0 | DOUT pin $\leftarrow$ SIRO |
|  |  |  | 1 | DOUT pin $\leftarrow$ SIR1 |
|  |  |  | 2* | DOUT pin $\leftarrow$ SIR2 |
|  |  |  | 3 | Reserved |
| $\begin{aligned} & \text { D5 } \\ & \text { D4 } \end{aligned}$ | $\begin{gathered} \text { OSLT } \\ {[1: 0]} \end{gathered}$ | Number of serial input slots | 0* | 16 slots |
|  |  |  | 1 | 20 slots |
|  |  |  | 2 | 24 slots |
|  |  |  | 3 | 32 slots |
| $\begin{aligned} & \text { D3 } \\ & \text { D2 } \end{aligned}$ | $\begin{gathered} \text { OBCS } \\ {[1: 0]} \end{gathered}$ | Serial output bit length | 0* | 16 bits |
|  |  |  | 1 | 18 bits |
|  |  |  | 2 | 20 bits |
|  |  |  | 3 | 24 bits |
| $\begin{aligned} & \text { D1 } \\ & \text { D0 } \end{aligned}$ | $\begin{gathered} \text { OFMT } \\ {[1: 0]} \end{gathered}$ | Serial output format | 0* | Pads from the beginning |
|  |  |  | 1 | Pads from the end |
|  |  |  | 2 | I2S format |
|  |  |  | 3 |  |

## Command-44h (0100 0100): RUN-MUTE (1F0Fh*)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | $D 7$ | $D 6$ | $D 5$ | $D 4$ | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RUN | 0 | 0 | AD <br> MUT | IMUTE | OMU <br> TE2 | OMU <br> TE1 | OMU <br> TE0 | 0 | 0 | 0 | 0 | ERDET | ZST | SYRC | SYRO |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| D15 | RUN | ASP program execution | 0* | Stops program |
|  |  |  | 1 | Runs program |
| $\begin{aligned} & \text { D14 } \\ & \text { D13 } \end{aligned}$ | - | Fixed to 0 (zero) | - | - |
| D12 | ADMUT | ADC mute | 0 | Mute OFF |
|  |  |  | 1* | Mute ON |
| D11 | IMUTE | ASP block input mute | 0 | Mute OFF |
|  |  |  | 1* | Mute ON |
| D10 | OMUTE2 | ASP block output mote (SIR2 register mute) | 0 | Mute OFF |
|  |  |  | 1* | Mute ON |
| D9 | OMUTE1 | ASP block output mute (SIR1 register mute) | 0 | Mute OFF |
|  |  |  | 1* | Mute ON |
| D8 | OMUTE0 | ASP block output mute (SIR0 register mute) | 0 | Mute OFF |
|  |  |  | 1* | Mute ON |
| $\begin{aligned} & \text { D7 } \\ & \text { to } \\ & \text { D4 } \end{aligned}$ | 0 | Fixed to 0 (zero) | - | - |
| D3 | ERDET | Error detection | 0 | Disable |
|  |  |  | 1* | Enable |
| D2 | ZST | Switches to access CROM using Log-Linear adjustment | 0 | 2-cycle access |
|  |  |  | 1* | 1-cycle access |
| D1 | SYRC | Set CP at each SYNC | 0 | Does not reset |
|  |  |  | 1* | Reset |
| D0 | SYRO | Set OFP at each SYNC | 0 | Does not reset |
|  |  |  | 1* | Reset |

## Command-45h (0100 0101): MSEQ

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | $D 7$ | D6 | D5 | $D 4$ | $D 3$ | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MSA2 | MSA1 | MSA0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :--- | :--- | :--- |
| D15 <br> to <br> D3 | - | Fixed to 0 (zero) | - |  |
| D2 | MSA | Module sequential RAM first <br> to <br> D0 | Oh <br> to <br> $7 h$ | The address of the head to write in is set up. |


| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | MSEQ <br> 9 | MSEQ <br> 8 | MSEQ <br> 7 | MSEQ <br> 6 | MSEQ <br> 5 | MSEQ <br> 4 | MSEQ <br> 3 | MSEQ <br> 2 | MSEQ <br> 1 | MSEQ <br> 0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| D15 <br> to <br> D10 | - | Fixed to 0 (zero) | - | - |
| D9 | MSEQ | Module sequential RAM data | 000h <br> to <br> to <br> 3FFh | The data written in module sequence RAM are set up. |

Data are sent continuously after transmitting the module sequence RAM head address (2 bytes). Enable a sequential write to RAM.
45h-MSEQ RAM address (2 bytes)-data (2 bytes)-data (2 byt
(module sequential RAM: 8 words)

## Command-46h (0100 0110): CRAM

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRAM <br> A8 | CRAM <br> A7 | CRAM <br> A6 | CRAM <br> A5 | CRAM <br> A4 | CRAM <br> A3 | CRAM <br> A2 | CRAM <br> A1 | CRAM <br> A0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :--- | :--- | :--- |
| D15 <br> to <br> D9 | - | Fixed to 0 (zero) | - |  |
| D8 <br> to <br> D0 | CRAMA <br> [8:0] | CRAM (coefficient RAM) head <br> address | 000h <br> to <br> 17Fh | CRAM address of the head at the time of writing in by 46h <br> command is set up. |


| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRAM <br> D15 | CRAM <br> D14 | CRAM <br> D13 | CRAM <br> D12 | CRAM <br> D11 | CRAM <br> D10 | CRAM <br> D9 | CRAM <br> D8 | CRAM <br> D7 | CRAM <br> D6 | CRAM <br> D5 | CRAM <br> D4 | CRAM <br> D3 | CRAM <br> D2 | CRAM <br> D1 | CRAM <br> D0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :--- |
| D15 <br> to <br> D0 | CRAMD | C15:0] | CRAM data | 7FFFh |
| to | Set CRAM data (two-complement-form formula) |  |  |  |

The data written in continuously are sent after transmitting CRAM head address ( 2 bytes). Enable a sequential write to RAM.
46h-CRAM address ( 2 bytes)-data ( 2 bytes)-data ( 2 byt (CRAM: 384 words)

## Command-47h (0100 0111): CRAM-ACMP

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | CRAM <br> A8 | CRAM <br> A7 | CRAM <br> A6 | CRAM <br> A5 | CRAM <br> A4 | CRAM <br> A3 | CRAM <br> A2 | CRAM <br> A1 | CRAM <br> A0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :--- | :--- | :--- |
| D15 <br> to <br> D9 | - | Fixed to 0 (zero) | - |  |
| D8 <br> to <br> D0 | CRAMA <br> [8:0] | CRAM (coefficient RAM) head <br> address | 000h <br> to <br> 17Fh | CRAM address of the head at the time of writing in by 47h <br> command is set up. |


| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRAM <br> D15 | CRAM <br> D14 | CRAM <br> D13 | CRAM <br> D12 | CRAM <br> D11 | CRAM <br> D10 | CRAM <br> D9 | CRAM <br> D8 | CRAM <br> D7 | CRAM <br> D6 | CRAM <br> D5 | CRAM <br> D4 | CRAM <br> D3 | CRAM <br> D2 | CRAM <br> D1 | CRAM <br> D0 |


| Bit | Name | Description | Value |  |
| :---: | :---: | :---: | :---: | :--- |
| D15 <br> to <br> D0 | CRAMD | C15:0] | CRAM data | 7FFFh |
| to | Set CRAM data (two-complement-form formula) |  |  |  |

It is CRAM write-in command which used the address compare mode. A maximum of 32 words is written at once

The data written in continuously are sent after transmitting CRAM head address (2 bytes).
Enable a sequential write to RAM.

(CRAM: 384 word)

## Command-48h (0100 1000): ORAM

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | $D 7$ | $D 6$ | $D 5$ | $D 4$ | $D 3$ | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ORAM <br> A3 | ORAM <br> A2 | ORAM <br> A1 | ORAM <br> A0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :--- | :--- | :--- |
| D15 <br> to <br> D4 | - | Fixed to 0 (zero) | - |  |
| D3 <br> to <br> D0 | ORAMA |  |  |  |
| [3:0] |  |  |  |  | | ORAM (offset RAM) head |
| :--- |
| address | | Oh |
| :---: |
| to |
| Fh |$\quad$| ORAM address of the head at the time of writing in by 48h |
| :--- |
| command is set up. |


| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | ORAM <br> D10 | ORAM <br> D9 | ORAM <br> D8 | ORAM <br> D7 | ORAM <br> D6 | ORAM <br> D5 | ORAM <br> D4 | ORAM <br> D3 | ORAM <br> D2 | ORAM <br> D1 | ORAM <br> D0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| D15 <br> to <br> D11 | - | Fixed to 0 (zero) | - | - |
| D10 <br> to <br> D0 | ORAMD | [10:0] | ORAM data | 000 <br> to <br> 7FFh | | Set ORAM data |
| :--- |

It is ORAM write-in command which used the address compare mode.
The data written in continuously are sent after transmitting ORAM head address ( 2 bytes).
Enable a sequential write to RAM.
48h-ORAM address ( 2 bytes)-data ( 2 bytes)-data ( 2 byted $\quad$-data ( 2 bytes) (ORAM: 16 words)

## Command-49h (0100 1001): ORAM-ACMP

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ORAM <br> A3 | ORAM <br> A2 | ORAM <br> A1 | ORAM <br> A0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :--- | :--- | :--- |
| D15 <br> to <br> D4 | - | Fixed to 0 (zero) | - |  |
| D3 <br> to <br> D0 | ORAMA <br> [3:0] | ORAM (offset RAM) head <br> address | Oh <br> to <br> Fh | ORAM address of the head at the time of writing in by 48h <br> command is set up. |


| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | ORAM <br> D10 | ORAM <br> D9 | ORAM <br> D8 | ORAM <br> D7 | ORAM <br> D6 | ORAM <br> D5 | ORAM <br> D4 | ORAM <br> D3 | ORAM <br> D2 | ORAM <br> D1 | ORAM <br> D0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| D15 <br> to <br> D11 | - | Fixed to 0 (zero) | - | - |
| D10 <br> to <br> D0 | ORAMD <br> $[10: 0]$ | ORAM data | 000 <br> to <br> 7FFh | Set ORAM data |

The data written in continuously are sent after transmitting ORAM head address ( 2 bytes). Enable a sequential write to RAM.
 (ORAMः 16 words)

Command-4Ah (0100 1010): IFF (0000h*)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IFF2 | IFF1 | IFF0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| D15 <br> to <br> D4 | - | Fixed to 0 (zero) | - |  |
| D3 | IFF2 | Set IFFn $(\mathrm{n}=2,1,0)$ | $0^{*}$ | IFFn $=0$ |
|  |  | 1 | IFFn $=1$ |  |

Command-4Bh (0100 1011): DE-EMPH (0000h*)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DEMP <br> 1 | DEMP <br> 0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{D} 15 \\ \text { to } \\ \mathrm{D} 2 \end{gathered}$ | - | Fixed to 0 (zero) | - | - |
| $\begin{aligned} & \text { D1 } \\ & \text { D0 } \end{aligned}$ | DEMP [1:0] | Set de-emphasis | 0* | De-emphasis Off |
|  |  |  | 1 | $\mathrm{fs}=32 \mathrm{kHz}$ |
|  |  |  | 2 | fs $=44.1 \mathrm{kHz}$ |
|  |  |  | 3 | $\mathrm{fs}=48 \mathrm{kHz}$ |

Command-4Ch (0100 1100): DAC-LR (1F1Fh*)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | ATTL <br> 4 | ATTL <br> 3 | ATTL <br> 2 | ATTL <br> 1 | ATTL <br> 0 | 0 | 0 | 0 | ATTR <br> 4 | ATTR <br> 3 | ATTR <br> 2 | ATTR <br> 1 | ATTR <br> 0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{D} 15 \\ \text { to } \\ \mathrm{D} 13 \end{gathered}$ | - | Fixed to 0 (zero) | - | - |
| $\begin{gathered} \mathrm{D} 12 \\ \text { to } \\ \text { D8 } \end{gathered}$ | ATTL <br> [4:0] | DAC L-ch attenuator value | $\begin{aligned} & \text { 00h } \\ & \text { to } \\ & \text { 1Fh* } \end{aligned}$ |  |
| $\begin{aligned} & \text { D7 } \\ & \text { to } \\ & \text { D5 } \end{aligned}$ | - | Fixed to 0 (zero) | - | - |
| $\begin{aligned} & \text { D4 } \\ & \text { to } \\ & \text { D0 } \end{aligned}$ | $\begin{aligned} & \text { ATTR } \\ & \text { [4:0] } \end{aligned}$ | DAC R-ch attenuator value | $\begin{aligned} & \text { 00h } \\ & \text { to } \\ & \text { 1Fh* } \end{aligned}$ | Code : 00h 01 h 02 h 䀝 18h 19h 憏 1Fh <br> ATT (dB): 0 -1 -2 -24 ca. -60 ca. -60 <br> Initial value: 1 Fh      |

## Command-4Dh (0100 1101): DAC-CS (1F1Fh*)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | ATTC <br> 4 | ATTC <br> 3 | ATTC <br> 2 | ATTC <br> 1 | ATTC <br> 0 | 0 | 0 | 0 | ATTS <br> 4 | ATTS <br> 3 | ATTS <br> 2 | ATTS <br> 1 | ATTS <br> 0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { D15 } \\ \text { to } \\ \text { D13 } \end{gathered}$ | - | Fixed to 0 (zero) | - | - |
| $\begin{gathered} \mathrm{D} 12 \\ \text { to } \\ \text { D8 } \end{gathered}$ | ATTC <br> [4:0] | DAC C-ch attenuator value | $\begin{aligned} & \text { 00h } \\ & \text { to } \\ & \text { 1Fh* } \end{aligned}$ |  |
| $\begin{aligned} & \text { D7 } \\ & \text { to } \\ & \text { D5 } \end{aligned}$ | - | Fixed to 0 (zero) | - | - |
| $\begin{aligned} & \text { D4 } \\ & \text { to } \\ & \text { D0 } \end{aligned}$ | ATTS <br> [4:0] | DAC-Sch attenuator value | $\begin{aligned} & \text { 00h } \\ & \text { to } \\ & \text { 1Fh* } \end{aligned}$ |  |

## Command-4Eh (0100 1110): DF-ATT (007Fh*)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ATL6 | ATL5 | ATL4 | ATL3 | ATL2 | ATL1 | ATL0 |


| Bit | Name | Description | Value | Operation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{D} 15 \\ \text { to } \\ \mathrm{D} 7 \end{gathered}$ | - | Fixed to 0 (zero) | - | - |  |  |
| $\begin{aligned} & \text { D6 } \\ & \text { to } \\ & \text { D0 } \end{aligned}$ | ATL <br> [6:0] | DF attenuator value | $\begin{aligned} & \text { 00h } \\ & \text { to } \\ & \text { 7Fh* } \end{aligned}$ | Initial value: 7Fh (level $=-\infty$ ) <br> LEVEL $=20 \times \log (A T L / 128)$ |  |  |
|  |  |  |  | Code | ATL | Level |
|  |  |  |  | 00h | 7Fh | 0.00 dB |
|  |  |  |  | 01h | 7Eh | $-0.14 \mathrm{~dB}$ |
|  |  |  |  | 02h | 7Dh | $-0.21 \mathrm{~dB}$ |
|  |  |  |  | to | to | to |
|  |  |  |  | ODh | 72h | -1.01dB |
|  |  |  |  | 1Ah | 65h | -2.06dB |
|  |  |  |  | 25h | 5Ah | -3.06dB |
|  |  |  |  | to | to | to |
|  |  |  |  | 3Fh | 40h | -6.02dB |
|  |  |  |  | to | to | to |
|  |  |  |  | 7Dh | 02h | -36.12dB |
|  |  |  |  | 7Eh | 01h | -42.14dB |
|  |  |  |  | 7Fh | 00h | $-\infty$ |

## Command-4Fh (0100 1111): M-RST (0000h*)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MRST | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Name | Description | Value | Operation |
| :---: | :---: | :--- | :---: | :--- |
| D15 | MRST | Initialization from the micro <br> controller command | $0^{*}$ | Does not initialize |
|  |  | 1 | Initializes (set to initial value (0*)) |  |
| D14 <br> to <br> D0 | - | Fixed to 0 (zero) | - |  |

## 4. Self-Boot Function Description

### 4.1 Self-Boot Function

The TC94A04AF/AFD supports a self-boot function for setting coefficients and offsets.
As Figure 1 shows, the data are set via the microcontroller interface circuit.
First saving the data to be set via the microcontroller in the self-boot ROM (SBROM) allows various modes to be set later. The microcontroller interface circuit supports two format: $\mathrm{I}^{2} \mathrm{C}$ and the original mode. However, the boot must be executed in Standard Transmission.


Figure 1 Self-Boot System

All the command inputs from the exterior are disregarded during a boot term.

### 4.2 Boot ROM Format

The following shows the breakdown of the 18 bits.


Figure 2 Boot ROM Format and Example

Note 5: Boot mode completes when the address reaches 1FFh, the maximum value. Therefore, for the final address (1FFh), write JMP 1FFh (data = 301FFh).

Note 6: For the head address (000h), write (00000).
Note 7: Please do not set a command of fs synchronous taking in to the address: 1FEh (RUN-MUTE/IFF/DE-EMPH/DAC-LR/DAC-CS etc.).

### 4.3 Self-Boot Operation

Self-boot operation supports two modes: one for use at reset and for setting the microcontroller.

### 4.3.1 Self-Boot Operation at Reset

To enter this mode, set the $\overline{\mathrm{RST}}$ pin to High or send initialized command. The 2048 fs period (46.4 ms when $\mathrm{fs}=44.1 \mathrm{kHz}$ ) after a reset release is wait period. The boot operation starts at the end of this period.

Relationship between fs and Wait Period

| fs | Wait Period | Boot Time (maximum) |
| :---: | :---: | :---: |
| 32 kHz | 64.0 ms | 16.0 ms |
| 44.1 kHz | 46.4 ms | 11.6 ms |
| 48 kHz <br> 96 kHz | 42.7 ms | 10.7 ms |

Starting address is fixed to 001h. If the jump address to application to execute at the time of a boot is specified to be 0001 h , at the time of a reset, the initial value of application will be set up automatically.
When you do not boot at the time of a reset, please set JMP ( 1 FFh : data $=301 \mathrm{FFh}$ ) as 001 h .

### 4.3.2 Self-Boot Operation When Setting Microcontroller

In this mode, the microcontoroller can specify any address and the boot operation starts from that address.
The BOOT pin can be set to either High or Low. Setting the self-boot ROM start address using the BOOT command (command: 41h) from the microcontroller starts the boot operation with no wait. The boot operation when set from the microcontroler is the same as the self-boot operation at reset except that the boot operation can start from any address.


Figure 3 Boot Timing Chart (at reset)

## 5. Cautions on Use

### 5.1 Initial Reset

After a power-supply injection, once at least, please set up a required register after applying reset which makes $\overline{\mathrm{RST}}$ terminal "L" level and making the value of an internal register decide.
5.2 The Cautions at the Time of Using ACMP (address compare mode)

In rewriting coefficient data and offset data using ACMP mode, please do not use it the following condition.

### 5.2.1 Please Do Not Transmit the Following Command before Completing Rewriting of Data.

Please do not send the following command before completing rewriting of data of CRAM or ORAM. Please check that waiting the term after rewriting has been completed until it transmits the following was carried out.

### 5.2.2 Please Do Not Include Data of an Intact Address.

Please do not include coefficient data of offset data of address which are not used by the program under execution, into transmitting data. When data of an intact address is contained, operation in ACMP mode cannot de ended. If the following command is transmitted in this state, RAM data will become unfixed also by the command with the command unrelated to CRAM or ORAM.
It needs to reset and all data needs to be re-set up to interrupt before completing rewriting of data in the rewriting processing.

### 5.2.3 Please Do Not Use the Oth Street of CRAM Address.

5.3 Please Do Not Perform Continuation Transmission over the Oth Address.

The transmission over the 0th address may incorrect-operate.
For example, when writing in 17Fh from 178 h and 000 h from 007h of CRAM, it must transmit in two steps.
5.4 Please Do Not Set-Up a Soft Reset Command as the Data of Boot ROM.

## Maximum Ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Characteristics |  | Symbol | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage |  | $V_{D D}$ | -0.3 to 6.0 |  | V |
| Input voltage |  | $V_{\text {in }}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+$ |  | V |
| Power dissipation | TC94A04AF | PD | 1538 | (Note 8) | mW |
|  | TC94A04AFD |  | 1538 |  |  |
| Operating temperature |  | Topr | -40 to 75 |  | ${ }^{\circ} \mathrm{C}$ |
| Storage temperatu |  | $\mathrm{T}_{\text {stg }}$ | -55 to 150 |  | ${ }^{\circ} \mathrm{C}$ |

Note 8: Power dissipation of TC94A04AF is reference value when assembled chip on PCB. (normally, PD is 1250 mW .)

## Electrical Characteristics

(unless otherwise specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DX}}=\mathrm{V}_{\mathrm{DR}}=\mathrm{V}_{\mathrm{DA} 12}=\mathrm{V}_{\mathrm{DA} 23}=\mathrm{V}_{\mathrm{DALR}}=5.0 \mathrm{~V}$ )
DC Characteristics

| Characteristics | Symbol | Test <br> Circuit | Test Condition | Min | Typ. | Max | Unit |
| :--- | :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Operating power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | - | $\mathrm{Ta}=-40$ to $75^{\circ} \mathrm{C}$ | 4.75 | 5.0 | 5.25 | V |
| Operating frequency range | $\mathrm{f}_{\text {opr }}$ | - | 511 step mode | 12 | 33.8 | 37 | MHz |
| Operating power supply current | IDD | - | $\mathrm{f}_{\mathrm{opr}}=36.864 \mathrm{MHz}$ <br> 511 Step mode | - | 135 | 146 | mA |

## Clock Pins (XI, XO)

| Characteristics |  | Symbol | Test Circuit | Test Condition |  | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage (1) | "H" level | $\mathrm{V}_{\mathrm{IH} 1}$ | - | XI pin |  | $\begin{array}{r} V_{D D} \\ \times 0.7 \end{array}$ | - | $\begin{aligned} & V_{D D} \\ & +0.3 \end{aligned}$ | V |
|  | "L" level | $\mathrm{V}_{\text {IL1 }}$ |  |  |  | - | - | $\begin{array}{r} V_{D D} \\ \times 0.7 \end{array}$ |  |
| Output voltage (1) | "H" level | $\mathrm{V}_{\mathrm{OH} 1}$ | - | $\mathrm{IOH}^{\text {a }}=-3.0 \mathrm{~mA}$ | XO pin | $\begin{gathered} V_{D D} \\ -0.5 \end{gathered}$ | - | - | V |
|  | "L" level | $\mathrm{V}_{\mathrm{OL} 1}$ |  | $\mathrm{l} \mathrm{OL}=5.0 \mathrm{~mA}$ |  | - | - | 0.5 |  |

Input Pins

| Characteristics |  | Symbol | Test Circuit | Test Condition |  | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage (2) | "H" level | $\mathrm{V}_{\text {IH2 }}$ | - | (Note 9) (CMOS input), <br> (Note 10) |  | $\begin{array}{r} V_{D D} \\ \times 0.8 \end{array}$ | - | - | V |
|  | "L" level | VIL2 |  |  |  | - | - | $\begin{array}{r} V_{D D} \\ \times 0.2 \end{array}$ |  |
| Input voltage (3) | "H" level | $\mathrm{V}_{\text {IH3 }}$ | - | (Note 9) (TTL input) |  | $\begin{array}{r} V_{D D} \\ \times 0.5 \end{array}$ | - | - | V |
|  | "L" level | VIL3 |  |  |  | - | - | $\begin{array}{r} V_{D D} \\ \times 0.2 \end{array}$ |  |
| Input leakage current | "H" level | $\mathrm{I}_{\mathrm{H} 2}$ | - | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ | (Note 9), <br> (Note 10), <br> (Note 11) | - | - | 10 | $\mu \mathrm{A}$ |
|  | "L" level | IIL2 |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | -10 | - | - |  |

Note 9: SYNC, ELRI/O, EBCI/O, DINO to 2
Note 10: $\overline{\mathrm{CS}}$, IFCK, IFDI, I2CS, TSTO, TST1
Note 11: XI
Output Pins

| Characteristics |  | Symbol | Test Circuit | Test Condition |  | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage (2) | "H" level | $\mathrm{V}_{\mathrm{OH} 2}$ | - | $\mathrm{l} \mathrm{OH}=-2.0 \mathrm{~mA}$ | (Note 12) | $\begin{gathered} V_{D D} \\ -0.5 \end{gathered}$ | - | - | V |
|  | "L" level | V ${ }_{\text {OL2 }}$ |  | $\mathrm{IOL}=2.0 \mathrm{~mA}$ | (Note 12), (Note 14) | - | - | 0.5 |  |
| Output voltage (3) | "L" level | $\mathrm{V}_{\text {OL3 }}$ | - | $\mathrm{l} \mathrm{OL}=4.0 \mathrm{~mA}$ | (Note 13) | - | - | 0.5 | V |
| Output open leakage current |  | loz4 | - | $\mathrm{IOH}=\mathrm{V}_{\mathrm{DD}}$ | (Note 12), (Note 14) | - | - | $\pm 10$ | $\mu \mathrm{A}$ |

Note 12: DOUT, IFDO (normally output)
Note 13: IFDI ( ${ }^{2} \mathrm{C}$ mode output)
Note 14: IFOK, $\overline{\operatorname{ERR}}$ (open drain output)

## AC Characteristics

AD Converter: LIN1 to LIN4, RIN1 to RIN4 Pins

| Characteristics | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum input signal level | $V_{\text {in }}$ | - | Input level that ADC output at full-scale digital output <br> (Note 15) | 1.27 | 1.33 | - | Vrms |
| Input impedance | $\mathrm{Z}_{\text {in }}$ | - | Each of LIN1 to LIN4, RIN1 to RIN4 pins | - | 19 | - | $\mathrm{k} \Omega$ |
| $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ ratio | $\mathrm{S} / \mathrm{Na}_{\mathrm{a}}$ | - | A-Weight, <br> X'tal: 36.864 MHz (Note 15) | 87 | 95 | - | dB |
|  | $\mathrm{S} / \mathrm{Na}_{\mathrm{a} 2}$ | - | $\begin{aligned} & \text { CCIR-ARM, } \\ & \text { X'tal: } 36.864 \mathrm{MHz} \quad \text { (Note } 15 \text { ) } \end{aligned}$ | 83 | 91 | - | dB |
| THD + N | THD ${ }_{\text {a }}$ | - | $\begin{aligned} & 20 \mathrm{kHz} \text { LPF, } \\ & \text { X'tal: } 36.864 \mathrm{MHz} \quad \text { (Note 15) } \end{aligned}$ | - | -82 | -70 | dB |
| Cross-talk | $\mathrm{CT}_{\mathrm{a}}$ | - | 20 kHz LPF, <br> Lch $\rightarrow$ Rch/Rch $\rightarrow$ Lch, <br> X'tal: 36.864 MHz <br> (Note 15) | - | -80 | -72 | dB |
| Dynamic range | DRa | - | A-Weight, <br> X'tal: 36.864 MHz (Note 15) | 83 | 90 | - | dB |

Note 15: One input pin selected of four selector of each channels.

## Selector Output: OUTL, OUTR Pins

| Characteristics | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output signal level | $V_{\text {out }}$ | - | $1 \mathrm{kHz}, 1.122 \mathrm{Vrms}$ input <br> (Note 15) | 0.9 | 1.0 | 1.12 | Vrms |
| Output impedance | $\mathrm{Z}_{\text {out }}$ | - | OUTL/OUTR pins | - | 0.5 | - | $\mathrm{k} \Omega$ |
| $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ ratio | $\mathrm{S} / \mathrm{N}_{\mathrm{S}}$ | - | A-Weight | 93 | 104 | - | dB |
| THD + N | THD ${ }_{\text {s }}$ | - | 20 kHz LPF | - | -94 | -80 | dB |
| Cross-talk | $\mathrm{CT}_{\text {s }}$ | - | OUTL $\rightarrow$ OUTR/ OUTR $\rightarrow$ OUTL | - | -88 | -80 | dB |

Note 15: One input pin selected of four selectors of each channels.
DA Converter

| Characteristics | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output signal level | $\mathrm{A}_{0}$ | - | Output voltage at full-scale digital input | 1.22 | 1.27 | 1.37 | Vrms |
| S/N ratio | $\mathrm{S} / \mathrm{N}_{\mathrm{d}}$ | - | A-Weight, <br> X'tal: 36.864 MHz | 90 | 98 | - | dB |
| THD + N | THD ${ }_{\text {d }}$ | - | 20 kHz LPF, <br> X'tal: 36.864 MHz | - | -86 | -75 | dB |
| Cross-talk | $\mathrm{CT}_{\mathrm{d}}$ | - | 20 kHz LPF, <br> X'tal: 36.864 MHz | - | -95 | -83 | dB |
| Dynamic range | $\mathrm{DR}_{\mathrm{d}}$ | - | A-Weight, <br> X'tal: 36.864 MHz | 87 | 95 | - | dB |

## Timing

Clock Input Pin (XI)

| Characteristics | Symbol | Test <br> Circuit | Test Condition | Min | Typ. | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock cycle | $t_{\text {XI }}$ | - | - | 27 | - | - | ns |
| Clock "H" cycle width | $\mathrm{t}_{\mathrm{XIH}}$ | - | - | - | 13.5 | - | ns |
| Clock "L" cycle width | $\mathrm{t}_{\mathrm{XIL}}$ | - | - | - | 13.5 | - | ns |

Reset Pin ( $\overline{\text { RST }}$ )

| Characteristics | Symbol | Test <br> Circuit | Test Condition | Min | Typ. | Max |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | Unit | (tars |
| :--- |
| Standby time |

Audio Serial Interface (EBCI/O, ELRI/O, DIN0 to 2, DOUT)

| Characteristics | Symbol | Test <br> Circuit | Test Condition | Min | Typ. | Max |
| :--- | :---: | :---: | :--- | :--- | :--- | :--- |

## Microcontroller Interface

(1) Standard transmission mode ( $\overline{\mathrm{CS}}$, IFCK, IFDI, IFDO)

| Characteristics | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby time | tstB | - | - | 1.0 | - | - | $\mu \mathrm{s}$ |
| $\overline{\mathrm{CS}} \downarrow$-IFCK $\downarrow$ setup time | $\mathrm{t}_{\mathrm{CCD}}$ | - | - | 0.2 | - | - | $\mu \mathrm{s}$ |
| IFCK "L" cycle width | twLC | - | - | 0.25 | - | - | $\mu \mathrm{s}$ |
| IFCK "H" cycle width | twhC | - | - | 0.25 | - | - | $\mu \mathrm{s}$ |
| IFCK $\uparrow$ - $\overline{\mathrm{CS}} \uparrow$ setup time | tCKC | - | - | 0.25 | - | - | $\mu \mathrm{s}$ |
| $\overline{\mathrm{CS}}$ "H" cycle width | twCs | - | (Note 16) | 0.5 | - | - | $\mu \mathrm{s}$ |
| IFDI-IFCK $\uparrow$ setup time | tsCD | - | - | 0.2 | - | - | $\mu \mathrm{s}$ |
| IFCK $\uparrow$-IFDI holed time | $\mathrm{t}_{\mathrm{HCD}}$ | - | - | 0.2 | - | - | $\mu \mathrm{s}$ |
| IFCK $\downarrow$-IFDO propagation delay time | $t_{\text {DDO }}$ | - | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | - | 0.2 | $\mu \mathrm{s}$ |

Note 16: The command which is "Sync" in the transfer Sync with Sync signal of a 14 page table 1 control command table needs to set the $\overline{\mathrm{CS}}=\mathrm{H}$ section to a minimum of 1 fs more until it transmits the follwing command. (It needs more than $22.68 \mu \mathrm{~s}$ at $\mathrm{fs}=44.1 \mathrm{KHz}$.)
(2) $\mathrm{I}^{2} \mathrm{C}$ mode ( $\overline{\mathrm{CS}}$, IFCK, IFDI)

| Characteristics | Symbol | Test <br> Circuit | Test Condition | Min | Typ. | Max | Unit |
| :--- | :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| IFCK clock frequency | $\mathrm{t}_{\mathrm{IFCK}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | 0 | - | 400 | kHz |
| IFCK "H" cycle width | $\mathrm{t}_{\mathrm{H}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | 0.6 | - | - | $\mu \mathrm{s}$ |
| IFCK "L" cycle width | $\mathrm{t}_{\mathrm{L}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | 1.3 | - | - | $\mu \mathrm{s}$ |
| Data setup time | $\mathrm{t}_{\mathrm{DS}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | 0.1 | - | - | $\mu \mathrm{s}$ |
| Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | 0 | - | - | $\mu \mathrm{s}$ |
| Transmission start condition hold time | $\mathrm{t}_{\mathrm{SCH}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | 0.6 | - | - | $\mu \mathrm{s}$ |
| Repeat transmission start setup time | $\mathrm{t}_{\mathrm{SCS}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | 0.6 | - | - | $\mu \mathrm{s}$ |
| Transmission end condition <br> setup time | $\mathrm{t}_{\mathrm{ECS}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | 0.6 | - | - | $\mu \mathrm{s}$ |
| Data transmission interval | $\mathrm{t}_{\mathrm{BUF}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{I}^{2} \mathrm{C}$ rising time | $\mathrm{t}_{\mathrm{R}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | - | - | 0.3 | $\mu \mathrm{~s}$ |
| $I^{2} \mathrm{C}$ falling time | $\mathrm{t}_{\mathrm{F}}$ | - | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ | - | - | 0.3 | $\mu \mathrm{~s}$ |

## AC Characteristic Measurement Point

(1) Clock pin (XI)

XI

(2) Reset

(3) Audio serial interface (ELRI/O, EBCI/O, DIN0 to 2, DOUT)

(4) Microcontroller interface in standard transmission mode ( $\overline{\mathrm{CS}}$, IFCK, IFDI, IFDO)

(5) Microcontroller interface in $\mathrm{I}^{2} \mathrm{C}$ mode (IFCK, IFDI)


Purchase of Toshiba $\mathrm{I}^{2} \mathrm{C}$ components conveys a license under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent Right to use these components in an $\mathrm{I}^{2} \mathrm{C}$ system, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.

TOSHIBA

## Peripheral Circuit Example

The circuit below is an example circuit only. The operation of this circuit is not guaranteed by Toshiba.


2001-11-15

TOSHIBA

## Peripheral Circuit Example 2

The circuit below is an example circuit only. The operation of this circuit is not guaranteed by Toshiba.


## Package Dimensions

QFP60-P-1414-0.80D Unit : mm


Weight: 1.08 g (typ.)

## Package Dimensions

[^0]


## RESTRICTIONS ON PRODUCT USE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


[^0]:    QFP80-P-1420-0.80B
    Unit: mm

