32-bit TX System RISC TX19 Family TMP19A61F10XBG

Rev1.0

2008-11-05

32-Bit RISC Microprocessor TX19 Family TMP19A61F10XBG

1. Overview and features

TMP19A61 is equipped with the TX19A processor core that forms a high-performance 32-bit RISC processor series. The core was developed based on the MIPS32ISA that contains a 32-bit instruction set and the MIPS16eISA that contains an instruction set of high code efficiency. TOSHIBA uniquely integrated these two and the MIPS16e-TX TMASE (Application Specific Extension), which includes an extended instruction set of high code efficiency.

TMP19A61 is a 32-bit RISC microprocessor with a TX19A processor core and various peripheral functions integrated into one package. It can operate at low voltage with low power consumption.

Features of TMP19A61 are as follows:

- (1) TX19A processor core
	- 1) Improved code efficiency and operating performance have been realized through the use of two ISA (Instruction Set Architecture) modes - 16- and 32-bit ISA modes.
		- The 16-bit ISA mode instructions are compatible with the MIPS16TMASE instructions of superior code efficiency at the object level.
		- The 32-bit ISA mode instructions are compatible with the TX39 instructions of superior operating performance at the object level.

RESTRICTIONS ON PRODUCT USE 20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.

TMP19A61(rev 1.0)-1-1

TOSHIBA

2) Both high performance and low power consumption have been achieved.

•High performance

- Almost all instructions can be executed with one clock.
- High performance is possible via a three-operand operation instruction.
- 5-stage pipeline
- Built-in high-speed memory
- DSP function: A 32-bit multiplication and accumulation operation can be executed with one clock.

•Low power consumption

- Optimized design using a low power consumption library
- Standby function that stops the operation of the processor core
- 3) High-speed interrupt response suitable for real-time control
	- Independency of the entry address
	- Automatic generation of factor-specific vector addresses
	- Automatic update of interrupt mask levels
- (2) Internal program memory and data memory

- ROM correction function: 8word×12 block
- (3) External memory expansion
	- Expandable to 16 megabytes (for both programs and data)
	- External data bus:

Separate bus/multiplexed bus : Coexistence of 8- and 16-bit widths is possible. Chip select/wait controller : 4 channels

- Added CS recovery function (wait is inserted within RD (WR)↑ CS↑)
- (For 1 clock)

External wait X+2N-capable X=2 to 15

Changed ALE width (1-4 clocks)

- (4) DMA controller : 8 channels
	- Activated by an interrupt or software
	- Data to be transferred to internal memory, internal I/O, external memory, and external I/O

(5)16-bit timer : 36 channels

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit PPG output
- Input capture function

2-phase pulse input counter function (2 channels assigned to perform this function):

- (6)32-bit timer
	- 32-bit input capture register: 4 channels
	- 32-bit compare register: 4 channels
	- 32-bit time base timer: 2 channels

(7) General-purpose serial interface: 9 channels

- Selectable between the UART mode and the synchronization mode
- (8) Serial bus interface: 2 channels
	- Selectable between I^2C bus mode/ the clock synchronization mode
- (9) High-speed serial bus interface: 2 channels
	- Selectable between UART mode/ the high-speed synchronization mode (Max: 10Mbps fsys=40MHz)

(10) 10-bit A/D converter (with S/H): 32 channels

- An optional trigger by the internal timer
- Fixed channel/scan mode
- Single/repeat mode
- Top-priority conversion mode
- Timer monitor function

1.7usec@27MHz (at 54MHz) 1.15usec@40MHz (at 40MHz)

(Consists of 2 units. Capable of simultaneous conversion. No definition for error between units)

- (11) Watchdog timer: 1 channel
- (12) Chip select/ wait controller: 6 channels
- (13) Interrupt function
	- CPU: 2 factors …software interrupt instruction
	- Internal 83 factors…The order of precedence can be set over 7 levels
		- (except the watchdog timer interrupt)
		- 39- independent-interrupt factors are included.
	- External: 16 factors…The order of precedence can be set over 7 levels.
		- (Except for NMI interrupt)
		- 4 factors, which are KWUP, are united as an interrupt factor.
- (14) Input and output ports: 212 pins
- (15) Standby function
	- Two stand-by modes (IDLE, STOP)
- (16) Clock generator
	- Built-in PLL (multiplication by 4)
	- Clock gear function: The high-speed clock can be divided into 1/1, 1/2 1/4, 1/8.
- (17) Endian: Bi-endian (big-endian/little-endian)
	- Big endian

Lower address

- The most significant byte is 0 (bit 31-24).
- The address of the most significant byte specifies the word address.

Little endian

Lower address

- The least significant byte is 0 (bit 7-0).
- The address of the least significant byte specifies the word address.
- (18) Operating frequency
	- 54MHz (DVCC15 = 1.35V-1.65V)
- (19) Operating voltage range
	- Core: 1.35 1.65V
	- I/O: 1.65 3.3 V
	- ADC: 2.7 3.3 V
- (20) Temperature range
	- -20°C-85°C
	- 0°C -70°C Flash W/E
- (21) Package
	- P-TFBGA289 (11mm×11mm, 0.5mm pitch)

Fig. 1.1 TMP19A61F10XBG Block Diagram

TMP19A61(rev 1.0)-1-4

2. Pin Layout and Pin Functions

This section shows the pin layout of TMP19A61 and describes the names and functions of input and output pins.

2.1 Pin Layout (Top view)

Fig. 2.1.1 shows the pin layout of TMP19A61.

Fig. 2.1.1 Pin Layout Diagram (P-FBGA289)

2.2 Pin Numbers and Names

Table 2.2 shows pin numbers and names of TMP19A61F10.

Table 2.2 Pin Numbers and Names (1/3)

TMP19A61 (rev1.0)2-5

Table 2.2 Pin Numbers and Names (2/3)

Table 2.2 Pin Numbers and Names (3/3)

2.3 Pin Names and Functions

PU: Programmable pull-up

Table 2.3 Pin Names and Functions (1/10)

TMP19A61 (rev1.0)2-8

Table 2.3 Pin Names and Functions (2/10)

Table 2.3 Pin Names and Functions (3/10)

TMP19A61 (rev1.0)2-10

Table 2.3 Pin Names and Functions (4/10)

Table 2.3 Pin Names and Functions (5/10)

Table 2.3 Pin Names and Functions (6/10)

Open Drain: Programmable open-drain PU: Programmable pull-up

Table 2.3 Pin Names and Functions (7/10)

PU*1: Fixed to pull-up

Table 2.3 Pin Names and Functions (8/10)

Table 2.3 Pin Names and Functions (9/10)

Table 2.3 Pin Names and Functions (10/10)

2.4 Pin Names and Power Supply Pins

Table 2.4 Pin Names and Power Supply Pins

2.5 Pin Numbers and Power Supply Pins

Table 2.5 Pin Numbers and Power Supply Pins

3. Processor Core

The TMP19A61 has a high-performance 32-bit processor core (TX19A processor core). For information on the operations of this processor core, please refer to the "TX19A Family Architecture."

This chapter describes the functions unique to the TMP19A61 that are not explained in that document.

3.1 Reset Operation

j.

To reset the device, ensure that the power supply voltage is in the operating voltage range, the oscillation of the internal high-frequency oscillator has stabilized at the specified frequency and that the $\overline{\text{REST}}$ input has been "0" for at least 12 system clocks (1.78 μ s during external 13.5 MHz operation).

Note that the PLL multiplication clock is quadrupled and the clock gear is initialized to the 1/8 mode during the reset period.

- When the reset request is authorized, the system control coprocessor (CP0) register of the TX19A processor core is initialized. For further details, please refer to the chapter about architecture.
- After the reset exception handling is executed, the program branches off to the exception handler. The address to which the program branches off (address where exception handling starts) is called an exception vector address. This exception vector address of a reset exception (for example, non-maskable interrupt) is 0xBFC0_0000H (virtual address).
- The register of the internal I/O is initialized.
- The port pin (including the pin that can also be used by the internal I/O) is set to a general-purpose input or output port mode.

 (Note 1) Set the RESET pin to "0" before turning the power on. Perform the reset after the power supply voltage has stabilized sufficiently within the operating range.

 in the backup RAM. (Note 2) The reset operation can alter the internal RAM state, but does not alter data

 oscillation have stabilized, wait for 500 μs or longer, and perform the reset. (Note 3) After turning the power on, make sure that the power supply voltage and

 (Note 4) In the FLASH program, the reset period of 0.5 μ**s or longer is required independently of the system clock.**

TOSHIBA

4. Memory Map

Fig. 4.1 & Fig 4.2 show the memory map of the TMP19A61.

1) For 1024KB ROM/ 48KB RAM Type (TMP19A61F10XBG, TMP19A61C10XBG)

Fig. 4.1 Memory Map

2) For 512KB ROM/ 40KB RAM Type (TMP19A61CDXBG)

Fig. 4.2 Memory Map

TX19A products do not incorporate a cache. You don't have to distinguish cache-enabled/ cache-disabled areas.

TOSHIBA

5. Clock/Standby Control

5.1 Operation Mode

The system operation modes contain the standby modes in which the processor core operations are stopped to reduce power consumption. Fig. 5.1 State Transition Diagram of Each Operation Mode is shown below

Clock mode without power supply to backup module

Fig. 5.1 State Transition Diagram of Each Operation Mode

5.2 Default Setting for System Clock

Fig. 5.2 Default Setting for System Clock

PLLSEL pin: to select frequency that adjusts to PLL depending on the clock frequency connected to X1,X2 pins X1 PLL output Fc

- PLLSEL 1: 11-13.5MHz => 44-54MHz =====> 44-54MHz
	- 0: 8-11 MHz => 64-88MHz =1/2=> 32-44MHz

5.3 Clock System Block Diagram

5.3.1 Main System Clock

- Allows for oscillator connection or external clock input.
- Sets PLLON (quadrupled) at reset
- Selects PLL setting that corresponds to X1 input frequency by PLLSEL pin
- Clock gear: 1,1/2, 1/4 ,1/8 (Default is 1/8)
- Input frequency (high frequency)

TOSHIBA

5.3.2 Clock Gear

- Divides high speed clock into 1/1, 1/2, 1/4 and 1/8.
- The internal I/O prescaler clock φT0: fperiph/2, fperiph/4, fperiph/8 and fperiph/16

Fig. 5.3.2 shows a system clock transition diagram.

Fig. 5.3.2 System Clock Transition Diagram

TOSHIBA

5.4 CG Registers

5.4.1 System Control Registers

・**Don't switch the SYSCK and the GEAR<2:0> simultaneously.**

If the system enters the STOP mode with SYSCR2<DRVOSCH> set at 1 (low capability), **the setting will change to 0 (high capability) after the STOP mode is released.**

・**SYSCK can be switched when XEN is set to "1."**

(Note) Restriction to use clock gear

To activate peripheral I/O, use fc, fc1/2, fc1/4 or fc1/8 for SYSCR1<GEAR2:0>. Otherwise, it cannot operate properly.

5.5 System Clock Controller

By resetting the system clock controller, the controller status switches to single clock mode and is initialized to <XEN>="1 and <GEAR2:0>="111" and the system clock fsys changes to fc/8. (fc=fosc (original oscillation frequency)×4, because the original oscillation is quadrupled by PLL.) For example, when a 13-MHz oscillator is connected to the X1 or X2 pin, fsys becomes 6.25 MHz $(=13.5\times4\times1/8)$ after the reset.

Similarly, when the oscillator is not connected and an external oscillator is used to input a clock instead, fsys becomes the frequency obtained from the calculation "input frequency \times 4 \times 1/8."

(Note)Set the system clock frequency to be 4MHz or more as the default.

5.5.1 Oscillation Stabilization Time (Switching between the NORMAL and STOP modes)

The warm-up timer is provided to confirm the oscillation stability of the oscillator when it is connected to the oscillator connection pin. The warm-up time can be selected by setting the SYSCR2<WUPT1:0> depending on the characteristics of the oscillator.

Table 5.5.1 shows warm-up time at switching.

- **(Note 1) The time for warm-up is required even when an external clock (oscillator, etc.) is used and providing stable oscillation because the internal PLL is used even in this case.**
- **(Note 2) The warm-up timer operates according to the oscillation clock, and it can contain errors if there is any fluctuation in the oscillation frequency. Therefore, the warm-up time should be taken as approximate time.**

These values are calculated under the following conditions:fosc = 13.5MHz

Table 5.5.1 Warm-up Time

<Example 1> Transition from STOP mode to NORMAL mode

SYSCR2<WUPT1:0>="xx": Select the warm-up time SYSCR0<XEN>="1" :Enable the high speed oscillation (fosc)

SYSCR1<SYSCK>="0" :Switch the system clock to high speed (fgear) SYSCR1<SYSCKFLG>Read :"0"(confirm the current system is fgear)

5.5.2 System Clock Pin Output Function

The system clock, fsys, fsys/2 or fs, can be output from the P46/SCOUT pin. By setting the port 4 related registers, P4CR<P46C> to "1" and P4FC<P46F> to "1," the P46/SCOUT pin becomes the SCOUT output pin. The output clock is selected by setting the SYSCR3<SCOSEL1:0>.

Table 5.5.2 shows the pin states in each standby mode when the P46/SCOUT pin is set to the SCOUT output.

Table 5.5.2 SCOUT Output State in Each Standby Mode

(Note) The phase difference (AC timing) between the system clock output by the SCOUT and the internal clock is not guaranteed.

5.5.3 Reducing the Oscillator Driving Capability

This function is intended for restricting oscillation noise generated from the oscillator and reducing the power consumption of the oscillator when it is connected to the oscillator connection pin.

Setting the SYSCR2<DRVOSCH> to "1" reduces the driving capability of the high-speed oscillator. (low capability).

This is reset to the default setting "0." When the power is turned on, oscillation starts with the normal driving capability (high capability). This is automatically set to the high driving capability state (<DRVOSCH> ="0") whenever the oscillator starts oscillation due to mode transition.

• Reducing the driving capability of the high-speed oscillator

Fig. 5.5.3 Oscillator Driving Capability

5.6 Prescaler Clock Controller

Each internal I/O (TMRB0 to 23, TMRCA to B, SIO0 to A and SBI0 to 1) has a prescaler for dividing a clock. The clock φT0 to be input to each prescaler is obtained by selecting the "fperiph" clock, which is divided according to the setting of SYSCR0<PRCK1:0>, from the SYSCR1<FPSEL>. After the controller is reset, fperiph/16 is selected as φT0. For details, please refer to Fig. 5.3 System Clock Transition Diagram.

5.7 Clock Multiplication Circuit (PLL)

This circuit outputs the fpll clock that is quadruple of the high-speed oscillator output clock, fosc. This lowers the oscillator input frequency while increasing the internal clock speed.

5.8 Standby Controller

The TX19A core has several low-consumption modes. To shift to the STOP or IDLE (Halt or Doze) mode, set the RP bit in the CPO status register, and then execute the WAIT instruction. Before shifting to the mode, you need to select the standby mode at the system control register (SYSCR2).

The IDLE and STOP modes have the following features:

IDLE: Only the CPU is stopped in this mode.

The internal I/O has one bit of the ON/OFF setting register for operation at the IDLE mode in the register of each module. This enables operation settings at the IDLE mode. When the internal I/O has been set not to operate in the IDLE mode, it stops operation and holds the state when the system enters the IDLE mode.

Table-5.8 shows a list of IDLE setting registers.

Table 5.8 Internal I/O setting registers for the IDLE mode

- **(Note 1) The Halt mode is activated by setting the RP bit in the status register to "0," executing the WAIT command and shifting to the standby mode. In this mode, the TX19A processor core stops the processer operation while holding the status of the pipeline. The TX19A gives no response to the bus control authority request from the internal DMA, so the bus control authority is maintained in this mode.**
- **(Note 2) The Doze mode is activated by setting the RP bit in the status register to "1" and shifting to the standby mode. In this mode, the TX19A processor core stops the processer operation while holding the status of the pipeline. The TX19A can respond to the bus control authority request given from the outside of the processor core.**

STOP: All the internal circuits are brought to a stop.

5.8.1 CG Operations in Each Mode

{: ON or clock supply ×: OFF or no clock supply

Table 5.8.1 Status of CG in Each Operation Mode

5.8.2 Block Operations in Each Mode

 O : ON \times : OFF

Table 5.8.2 Block Operating Status in Each Operation Mode

5.8.3 Releasing the Standby State

The standby state can be released by an interrupt request when the interrupt level is higher than the interrupt mask level, or by the reset. The standby release source that can be used is determined by a combination of the standby mode and the state of the interrupt mask register <IM15:8> assigned to the status register in the system control coprocessor (CPO) of the TX19A processor core. Details are shown in Table 5.8.3 Standby Release Sources and Standby Release Operations.

Release by an interrupt request

Operations of releasing the standby state using an interrupt request vary depending on the interrupt enabled state. If the interrupt level specified before the system enters the standby mode is equal to or higher than the value of the interrupt mask register, an interrupt handling operation is executed by the trigger after the standby is released, and the processing is started at the instruction next to the standby shift instruction (WAIT instruction). If the interrupt request level is lower than the value of the interrupt mask register, the processing is started with the instruction next to the standby shift instruction (WAIT instruction) without executing an interrupt handling operation. (The interrupt request flag is maintained at "1.") For a non-maskable interrupt, an interrupt handling is executed after the standby state is released irrespectively of the mask register value.

• Release by the reset

Any standby state can be released by the reset. It initializes the setting (the precedent status of the stand-by is maintained in the case of release by the interrupt).

Note that releasing of the STOP mode requires sufficient reset time to allow the oscillator operation to become stable (it must be longer than "the time required for stable oscillation + 500μs").

Please refer to "6. Interrupt" for details of interrupts for STOP and IDLE release and ordinary interrupts

(Interrupt level)>(Interrupt mask)

: Starts the interrupt handling after the standby mode is released. (The LSI is initialized by the reset.) {: Starts the processing at the address next to the standby instruction (without executing the interrupt handling) after the standby mode is released.

 \times : Cannot be used for releasing the standby mode.

-: Cannot execute masking with an interruption mask when a non-maskable interrupt is selected.

Table 5.8.3 Standby Release Sources and Standby Release Operations

5.8.4 STOP Mode

In the STOP mode, all the internal circuits, including the internal oscillators, are brought to a stop. The pin states in the STOP mode vary depending on the setting of the SYSCR2<DRVE>. Table 5.8.4 shows the pin states in the STOP mode. When the STOP mode is released, the system clock output is started after the elapse of warm-up time at the warm-up counter to allow the internal oscillators to stabilize. After the STOP mode is released, the system returns to the operation mode that was active immediately before the STOP mode (NORMAL), and starts the operation.

It is necessary to make these settings before the instruction to enter the STOP mode is executed. Specify the warm-up time at the SYSCR2<WUPT1:0>.

(Note) To shift from the NORMAL mode to the STOP mode on the TMP19A61, do not set the SYSCR2<WUPT1:0> to "00" or "01" for the warm-up time setting. The internal system recovery time cannot be satisfied when the system recovers from the STOP mode.

Table 5.8.4 Warm-up Settings for Transitions of Operation Modes

TOSHIBA

5.8.5 Recovery from the STOP Mode

1. Transition of operation modes: NORMAL→STOP→NORMAL

@fosc=13.5MHz

(Note)If @fosc=13.5MHz, the internal system recovery time cannot be satisfied. Do not set <WUPT1:0> to "01."

Table 5.8.5 Pin States in the STOP Mode in Each State of SYSCR2<DRVE> (1/3)

TMP19A61(rev 1.0)-5-37

Table 5.8.5 Pin States in the STOP Mode in Each State of SYSCR2<DRVE> (3/3)

- :Indicates that the input is disabled for the input mode and the input pin and the impedance becomes high for the output mode and the output pin. Note that the input is enabled when the port function register (PxFC) is "1" and the port control register (PxCR) is "0" in case INTx or KWUPx are used for STOP release.
- Input : The input gate is active. To prevent the input pin from floating, fix the input voltage to the "L" or "H" level.
- Output :The pin is in the output state.
- PU^{*} : This is the programmable pull-up pin. The input gate is always disabled. No feedthrough current flows even if the high impedance is selected.

6. Exceptions/Interrupts

6.1 Overview

The TMP19A61 device is configured with the following 103 maskable interrupt factors and 14 exceptions including NMI. In this section, general exceptions and debug exceptions are described simply as "exceptions" and interrupts are described as "interrupts."

- ・General exceptions
	- Reset exception
	- Non-maskable interrupt (NMI)

Address error exception (instruction fetch)

Address error exception (load/store)

Bus error exception (instruction fetch)

- Bus error exception (data access)
- Co-processor unusable exception
- Reserved instruction exception
- Integer overflow exception
- Trap exception
- System call exception
- Breakpoint exception
- ・Debug exception
	- Single step exception
	- Debug breakpoint exception
- ・Interrupts

Maskable software interrupts (2 factors)

 Maskable hardware interrupts: 85 internal factors and 16 external factors (INT0~B,KWUP0~3)

The TMP19A61 device not only processes interrupt requests from internal hardware peripherals and external inputs but also forces transition to exception handling processes as a means of notifying any error status generated in normal instruction sequences.

By using the register bank called "shadow register set" newly implemented in the TX19A processor core, it is now unnecessary to save the general purpose register (GPR) contents elsewhere upon interrupt response thus leading to very fast interrupt response.

The device is capable of handling multiple interrupts according to seven programmable interrupt levels (priority orders). Also, it can mask interrupt requests with a priority level the same or lower than a specified mask level.

6.2 Exception Vector

The starting address of an exception handler is defined to be "exception vector address." The exception vector address for a reset exception and non-maskable interrupts is 0xBFC0_0000. The exception vector address for a debug exception can be either 0xBFC0_0480 (EJTAG ProbEn = 0) or 0xFF20_0200 (EJTAG ProbEn = 1) depending on the internal signal <ProbeEn>. For other exceptions, the corresponding exception vector addresses are determined depending on the values of Status <BEV> and Cause <IV> of the system control coprocessor register (CP0).

Exception	$BEV=0$	$BEV=1$
Reset, NMI	0xBFC0_0000 0xBFC0_0000	
Debug exceptions (En=0) 0xBFC0_0480 0xBFC0_0480		
Debug exceptions (En=1) 0xFF20_0200 0xFF20_0200		
Interrupts (IV=0)	0x8000 0180 0xBFC0 0380	
Interrupts (IV=1)	0x8000 0200	0xBFC0_0400
Other exceptions	0x8000 0180 0xBFC0 0380	

Table 6.1 Exception Vector Table (Virtual Address)

(Note) If exception vector addresses are to be placed in internal ROM, set the status bit <BEV> of the system control coprocessor register (CP0) to "1."

6.3 Reset Exception

A reset exception is generated by either setting the external reset pin to "L" or counting the WDT beyond a "reset" count. When a reset exception is generated, peripheral hardware registers and the CP0 register are initialized and it jumps to the exception vector address 0xBFC0_0000. The PC value of reset exception generation will be stored in ErrorEPC of the CP0 register.

Since a reset exception causes to set the status bit <ERL> of the CP0 register to "1" disabling interrupt requests, the Status <ERL> bit must be cleared to "0" in a startup routine (reset exception handler) or by any other means if interrupts are to be used.

Refer to the section "Exception Handling, Reset Exception" of the separate volume "TX19A Core Architecture" for detailed operation upon generation of reset exception.

6.4 Non-maskable Interrupt (NMI)

An NMI is generated when WDT is counted to an NMI set count or when a bus error area is accessed by store access including DMA transfer. When an NMI is generated, the status bits <ERL> and <NMI> of the CP0 register are set to "1" and it jumps to the exception vector address 0xBFC0_0000.

The PC value of NMI generation will be stored in ErrorEPC of the CP0 register. Note that any NMI due to a bus error upon a store instruction causes an exception that is not synchronized with instruction sequence. Therefore, the PC value of an instruction being executed at the time of error generation will be stored instead of the PC value for the instruction that actually caused the error. Upon NMI generation, when the shadow register set is enabled, SSCR <CSS> will be overwritten by the value of SSCR <PSS> but the register bank will not be switched because the value of SSCR <CSS> is not updated. The reason why only the SSCR <PSS> value is updated is because it is necessary to prevent the register bank from being changed when SSCR <PSS> is overwritten by the value of SSCR <CSS> due to an ERET instruction executed upon returning from NMI.

The cause of NMI generation can be determined by NMIFLG <WDT> and <WBER> of CG (refer to the Section 6.11, NMI Flag Register). Refer to the section "Exception Handling, Non-Maskable Interruptions" of the separate volume "TX19A Core Architecture" for detailed operation upon generation of NMI.

6.5 General Exceptions (Other than Reset Exception and NMI)

A general exception will be generated when a specific instruction such as SYSCALL is executed or when any abnormalities such as an illegal instruction fetch is detected. When a general exception is generated and if Status <BEV> of the CP0 register is "1," it jumps to the exception vector address 0xBFC0_380. The cause of a general exception can be determined by Cause <ExCode> of the CP0 register.

The PC value at a general exception will be stored in EPC of the CP0 register. Note that any bus error exception (data access) is not synchronized with instruction sequence so the PC value of an instruction being executed at the time of error generation will be stored instead of the PC value for the instruction that actually caused the error. Upon a general exception, when the shadow register set is enabled, SSCR <CSS> will be overwritten by the value of SSCR <PSS> but the register bank will not be switched because the value of SSCR <CSS> is not updated. The reason why only the SSCR <PSS> value is updated is because it is necessary to prevent the register bank from being changed when SSCR <PSS> is overwritten by the value of SSCR <CSS> due to an ERET instruction executed upon returning from the exception.

Any illegal address that caused an address error exception (instruction fetch or load/store) or bus error (instruction fetch/data access) will be stored in BadVAddr of the CP0 register.

Refer to the corresponding sections of "Exception Handling" of the separate volume "TX19A Core Architecture" for detailed operation upon generation of general exceptions.

(Note 1) Address error exceptions (load/store) will not be generated in DMS transfer operations. In DMA transfer, address errors can be detected as configuration errors (CSRx <Conf> of DMAC).

(Note 2) Bus errors (data access) may be generated either by load instructions or by load accesses of DMA transfer operations.

Fig. 6.1 Example Sequence of General Exceptions (Other than Reset Exception and NMI)

- **(Note 1) Since general exceptions (other than reset exception/NMI and excluding trap exceptions, system call exceptions, and breakpoint exceptions) indicate some sort of abnormal conditions, the system tends to be reset.**
- **(Note 2) Upon generation of a general exception other than reset exception/NMI, excluding bus error exceptions (instruction fetch/data access), the PC that caused the exception will be stored in EPC. Therefore, returning the system by simply using ERET may cause the same exception again.**

6.6 Debug Exceptions

Single step exceptions and debug breakpoint exceptions are the types of debug exceptions. These types of exceptions are seldom used in user programs.

Also note that enabling the shadow register set will not be effective in debug exceptions.

Refer to the section "Exception Handling, Debug Exception" of the separate volume "TX19A Core Architecture" for detailed operation upon generation of debug exceptions.

6.7 Maskable Software Interrupts

Two-factor maskable software interrupts (hereinafter referred to simply as "software interrupts") can be generated by individually setting "1" to the Cause <IP [1:0]> bits of the CP0 register.

Software interrupts can be accepted in no less than three clocks after setting values to the Cause <IP [1:0]> bits of the CP0 register.

In order for a software interrupt request to be accepted, it is necessary regarding the CP0 register that its Status <IE> is set to "1" and Status <ERL/EXL> is cleared to "0" while Status <IM [1:0]> is "1." Also, software interrupts can be individually masked by setting Status <IM [1:0]> of the CP0 register to "0." If software and hardware interrupts coincide, the hardware interrupt overrides the software interrupt.

Upon software interrupts, when the shadow register set is enabled, SSCR <CSS> will be overwritten by the value of SSCR <PSS> but the register bank will not be switched because the value of SSCR <CSS> is not updated. The reason why only the SSCR <PSS> value is updated is because it is necessary to prevent the register bank from being changed when SSCR <PSS> is overwritten by the value of SSCR <CSS> due to an ERET instruction executed upon returning from the software interrupt. Software interrupts are processed in a process flow such as shown in Fig. 6.2.

(Note) "Software interrupt" is different from the idea of "software set" to be used as one of hardware interrupt factors, as described later. The idea of "Software set" is to generate a hardware interrupt by setting "01" to IMR00 <EIM00>.

Fig. 6.2 Example of Software Interrupt Operation

(Note) A software interrupt is accepted in no less than three clocks after the instruction that enabled the interrupt and the PC at the time of acceptance is stored in EPC.

6.8 Maskable Hardware Interrupts

6.8.1 Features

The maskable hardware interrupts (hereinafter referred to as "hardware interrupts") are 63 factor interrupt requests for which the interrupt controller (INTC) can individually assign one of seven interrupt (priority) levels.

In order for a hardware interrupt request to be accepted, it is necessary regarding the CP0 register that its Status <IE> is set to "1" and Status <ERL/EXL> is cleared to "0" while Status <IM [4:2]> is set to "1."

If more than one interrupts are generated at the same time, the hardware interrupts are accepted in accordance with the priority order of the interrupt levels. If more than one interrupts of a same interrupt level are generated at the same time, these interrupts are accepted in the order of the interrupt number as listed in Table 6.2.

When an interrupt request is accepted, the Status <EXL> bit of the CP0 register is set to "1," further interrupts are disabled, and ILEV<CMASK> of INTC is automatically updated to the interrupt level set for the interrupt request. Note that Status <IE> of the CP0 register remains set to "1" in interrupt response operations.

In processing hardware interrupts, each interrupt level is associated with a register bank called a "shadow register set" which is enabled when CP0 register SSCR<SSD>="0". When an interrupt request is accepted, the register bank is switched to the register bank of which number is the same as with the corresponding interrupt level. Through this mechanism, it is unnecessary for the user program to save the general purpose register (GPR) contents elsewhere upon interrupt response thus ensuring fast interrupt response.

For accepting multiple interrupts, Status <EXL> of the CP0 register is cleared to "0" to permit further interrupts. In this, because ILEV <CMASK> of INTC has been updated to the interrupt level set for the interrupt request already accepted, only further interrupts of which level is higher than the present interrupt level can be accepted. Refer to Section 6.9.3 "Example of Multiple Interrupt Setting" for more details of multiple interrupts.

Also, by appropriately setting the ILEV <CMASK> register of INTC, you can mask interrupt requests of which interrupt level is lower than a programmed mask level.

Any interrupt request can be used as a trigger to start a DMA transfer sequence.

While detailed operation of hardware interrupts is provided below, please also refer to the section "Exception Handling, Maskable Interrupts (Interrupts)" of the separate volume "TX19A Core Architecture" for more details.

Table 6.2 List of Hardware Interrupt Factors

(Note 1) While IMCxx is a 32 bit register, 8 bit/16 bit access is also accepted.

(Note 2) Each factor can clear the IDLE mode.

* Number 0 to 12 interrupt factors can cancel Stop and Idle modes.

Table 6.3 Interrupt Factors to Cancel Stop Mode

6.8.2 Interrupt Grouping Registers

KWUPST

6.8.3 Detecting Interrupt Requests

Each of interrupt factors has its own interrupt detection sequence as described in Table 6.4. Upon detection, an interrupt request is notified to INTC for priority arbitration and then notified to the TX19A processor core. Refer to Table 6.8 for the detection level available for each interrupt factor.

Table 6.4 Location of Interrupt Request Detection

6.8.4 Interrupt Priority Arbitration

1. Seven levels of interrupt priority

Each of interrupt factors can be individually set to one of the seven interrupt priority levels by INTC.

The interrupt level to be applied is set by IMCxx <ILxxx> of INTC. The higher the interrupt level set, the higher the priority. If the value is set to "000" meaning interrupt level of 0, no interrupts will be generated by the factor. Also note that any factors of interrupt level 0 are not suspended.

2. Interrupt Level Notification

When an interrupt request is generated, INTC compares the interrupt level with the mask level. If the interrupt level is higher than the mask level set in ILEV <CMASK>, it notifies the TX19A processor of the interrupt request.

If more than one interrupts are generated at the same time, the interrupts are notified in accordance with the priority order of these interrupt levels. If more than one interrupts of a same interrupt level are generated at the same time, these interrupts are notified in the order of the interrupt number as listed in Table 6.2.

When an interrupt request of the same interrupt factor is received again before the previous interrupt has been cleared, only the first interrupt can be accepted.

3. INTC Register Update

When an interrupt request is accepted by the TX19A core, the highest interrupt level at that point in time will be set to ILEV <CMASK> and the corresponding vector value is set to IVR. Once CMASK and IVR are set, any interrupt with a higher interrupt level cannot update them or cause notification to the core until the IVR value is read.

(Note) Be sure to read the IVR value before attempting to change the ILEV value. If the ILEV value is changed before reading IVR, an unexpected interrupt request may be generated.

6.8.5 Hardware Interrupt Operation

When a hardware interrupt is generated, the TX19A core will go through the following steps to jump to the corresponding exception vector address as given in Table 6.1 according to the Status <BEV> and Cause <IV> bits of the CP0 register.

- (1) Sets Status <EXL> of CP0 register to "1."
- (2) Sets the PC value at the interrupt generation to EPC of the CP0 register.
- (3) If the shadow register set is enabled (CP0 register SSCR \leq SSD> = 0), SSCR <CSS/PSS> of the CP0 register will be updated and it switches to the register bank of the same interrupt level number.
- (4) The values of ILEV <CMASK/PMASKx> of INTC will be updated and the mask level is set to the interrupt level of the interrupt request accepted.
- (5) Sets IVR [7:0] to the corresponding value listed in Table 6.2.

Fig. 6.4 Basic Operation of Hardware Interrupts (Example)

(Note 1) By using the shadow register set (setting CP0 register SSCR <SSD> = 0), most of general purpose register contents can be automatically saved in TX19A core.

6.9.1 Initialization for Interrupts

Before using interrupts, it is necessary to appropriately configure them. Necessary settings that have to be made regardless of the interrupt factors are described in Section 6.9.1.1 " Common Initialization" and settings specifically required for certain factors and applications are described in Section 6.9.1.2 "Initialization for Individual Interrupt Factors".

6.9.1.1 Common Initialization

In order to use interrupts, the following settings are necessary:

- (1) Set Status <IM [4:2]> of CP0 register to "111."
- (2) Set the base address of the interrupt vector table to IVR [31:8] of INTC.
- (3) Set the interrupt handler addresses for the respective interrupt factors to the addresses obtained as the sum of the base address of "the interrupt vector table and the IVR [7:0] values corresponding to the respective interrupt factors."

Example of the above step (1): When the interrupt exception vector address 0xBFC00400 is used

Example of the above step (2): If Vector Table is used as the label of the interrupt vector table

Example of the above step (3): If the base address of interrupt vector is set to 0xBFC20000 _VectorTable section code isa32 abs=0xBFC20000

VectorTable:

(Note) The above examples assume the use of Assembler made by Toshiba. If any third party Assembler is used, it may generate syntax errors; you are advised to modify the above statements according to the Assembler to be used.

TMP19A61(rev1.0)-6-54

6.9.1.2 Initialization for Individual Interrupt Factors

The registers to be set in using different interrupt factors are as listed below:

Table 6.5 Registers to be Set for Detecting Interrupts

(Note 1) In level detection, the value is checked at internal clock timing each time. Edge detection is made by comparing the previous value with the current value at internal clock timing. As for CG edge detection, the edge of the input signal is detected without using internal clock.

(Note 2) In interrupt initialization, follow the order of the interrupt detection route as indicated in Table 6.4 before enabling the interrupts with the CP0 register. If any different setting order is used, an unexpected interrupt may be generated. So, be sure to clear interrupt factors before setting interrupt permission. Similarly, if interrupts are to be disabled, first disable the interrupt by the CP0 register and then set the registers accordingly in the reverse order of interrupt detection.

- (1) Interrupts from external pins INT0~INTB
	- Use PORT PxCR and PxIE to enable an input port. (Refer to 7. Port Function)
	- Use PORT PxFC to set pin functions to INT0 INTB. (Refer to 7. Port Function)
	- Use PORT PxPUP to set pull-up connections as appropriate. (Refer to 7. Port Function)
	- Use INTC IMCx <EIMxx> to set active state. (Refer to 5.3.3 Interrupt-related Registers)
	- Use IMCGx <EMCGxx> of CG for setting to enable/disable clearing of standby modes. (Refer to INTCG Registers, Interrupts to Clear STOP and IDLE)
	- ・ Use INTC IMCx <EIMxx> to set active state of internal interrupt signals to be notified from CG. If rising or falling edge is set with INTC IMCx <EIMxx>, set it to falling edge (set IMCx <EIMxx> to "10"). For H/L level setting, set it to "L" level (set IMCx <EIMxx> to "00". Refer to 6.9.4. Registers).

・An example setting when an external interrupt "INT3" is used to clear Stop by the falling edge:

・An example setting when an external interrupt "INT3" is to be disabled:

(2) Other hardware interrupts

- ・ Settings are made to use peripheral hardware devices.
- ・ Set INTC IMCxx <EIMxx> (refer to 6.9.4 Registers).

(Note) In interrupt initialization, set INTC registers before enabling interrupts with the CP0 register. Similarly, if interrupt is to be disabled, first disable interrupt by the CP0 register and then set INTC.

6.9.1.3 Interrupt Enable

In order for an interrupt request to be accepted, all the following three parameters must be set to enable the interrupt in addition to the initial settings described in Section 6.9.11 "Initialization for Interrupts".

- ・ Status <ERL> of the CP0 register is set to "0."
- ・ Status <EXL> of the CP0 register is set to "0."
- Status <IE> of the CP0 register is set to "1."

By these settings, interrupt is enabled two clocks after execution of the instruction and the registers are set. Note that one of the following four methods may be used in setting Status <IE> of the CP0 register to "1."

- 1. Set Status<IE> of the CP0 register to "1" using the MTC0 instruction (32 bit ISA instruction)
- 2. Set IER of the CP0 register to any value other than "0" using the MTC0 instruction (32 bit ISA instruction). (Note 1)
- 3. Set Status<IE> of the CP0 register to "1" using the MTC0 instruction (16 bit ISA instruction).
- 4. Execute the EI instruction of 16 bit ISA. (Note 2)

(Note 1) This method is recommended for 32 bit ISA because it enables the minimum code increase and high speed processing. If Toshiba C compiler is used, this is executed by the 32 bit ISA instruction "_ _EI () embedded function."

(Note 2) This method is recommended for 16 bit ISA because it enables the minimum code increase and high speed processing. If Toshiba C compiler is used, this instruction is executed by the 16 bit ISA instruction "_ _EI () embedded function."

6.9.1.4 Interrupt Disable

To disable interrupts, either one of the following setting procedures must be performed in addition to the settings described in Section 6.9.1 "Initialization for Interrupts." When interrupts are disabled, any interrupt request will be suspended. Also note that TMP19A43 doesn't suspend any interrupt factor that is set to interrupt level 0.

- Set Status <ERL> of the CP0 register to "1."
- Set Status <EXL> of the CP0 register to "1."
- Set Status <IE> of the CP0 register to "0."

By these settings, interrupts are disabled immediately after execution of the instruction and the registers are set two clocks later.

Status <ERL> and <EXL> of CP0 register are automatically set by an interrupt or an exception and cleared by ERET instruction. These bits are automatically cleared by ERET instruction. Therefore we recommend setting Status <IE> of CP0 register to "0" to prohibit normal interrupts. Please refer to "6.9.3 Example of Multiple Interrupt Setting" for disabling interrupts using multiple interrupt. Note that one of the following methods may be used in setting Status <IE> of the CP0 register to "0."

- 1. Set Status <IE> of the CP0 register to "0" using the MTC0 instruction of 32 bit ISA.
- 2. Set IER of the CP0 register to "0" using the MTC0 instruction of 32 bit ISA. (Note 1)
- 3. Set Status <IE> of CP0 register to "0" using 16 bit ISA.
- 4. Execute DI instruction of 16 bit ISA (Note 2)

(Note 1) This method is recommended for 32 bit ISA because it enables the minimum code increase and high speed processing. If Toshiba C compiler is used, this instruction is executed by the 32 bit ISA instruction "_ _DI () embedded function."

(Note 2) This method is recommended for 16 bit ISA because it enables the minimum code increase and high speed processing. If Toshiba C compiler is used, this instruction is executed by the 32 bit ISA instruction "_ _DI () embedded function."

If the factors once enabled are to be individually disabled again after setting interrupt levels by IMCx <ILxxx> of INTC, first set the Status <ERL/EXL/EI> bits of the CP0 register to disable interrupts and then disable relevant factors individually.

Example statements to individually disable interrupt factors:

(Note 1) The above examples assume use of Assembler made by Toshiba. If any third party Assembler is used, it may generate syntax errors; you are advised to modify the above statements according to the Assembler to be used.

6.9.2 Interrupt Processing

This section describes detailed operation of interrupt processing using the basic flow chart of Fig. 6.4.

6.9.2.1 Interrupt Response and Return

 O Hardware processes to accept interrupts

After interrupt request arbitration, INTC sets the interrupt vector and interrupt level of the interrupt request accepted to IVR and ILEV<CMASK>, respectively, to notify the TX19A processor core of the interrupt level. When the interrupt level is notified, the TX19A processor core sets Status <EXL> of the CP0 register to "1" to disable interrupts and saves the PC value at the interrupt generation to EPC. If the shadow register set is enabled (CP0 register SSCR <SSD> = 0), the processor core sets the interrupt level to SSCR <CSS> of the CP0 register and switches the register bank.

When an interrupt is accepted, any ongoing execution is suspended and it automatically jumps to the exception vector address (for interrupts). Fig. 6.5 shows the sequence of accepting interrupts.

TMP19A61(rev1.0)-6-59

②Processes to be performed by the exception handler

After an interrupt request is accepted, it automatically jumps to the exception handler where the interrupt vector address is read from INTC IVR and the user program generates the address of the interrupt handler. As in the example statements presented in Section 6.9.1, "Initialization for Interrupts" the interrupt vector base address is set to IVR[31:8] so that the IVR value becomes the interrupt vector address.

After reading the INTC IVR value, the interrupt factor is cleared. If the interrupt factor is cleared before IVR is read, correct value cannot be read because the IVR value is also cleared.

Example exception handler statement: Exception vector address (interrupt) is 0xBFC0_0400. VECTOR_INT section code isa32 abs=0xBFC00400

(Note 1) The above example assumes use of Assembler made by Toshiba. If any third party Assembler is used, it may generate syntax errors; you are advised to modify the above statement according to the Assembler to be used.

³ Processes to be performed by the interrupt handler

Typical tasks of the interrupt handler are to save appropriate registers and to process interrupts. If the shadow register set is enabled (CP0 register SSCR <SSD> = 0), the general purpose register values other than r26, r27, r28, and r29 (Shadow Register Set number 1 to 7) are automatically saved so the user program doesn't have to save these. Refer to the separate volume "TX19A Core Architecture" for details of general purpose registers that are to be automatically saved.

In general, registers other than GPR are dependent on user programs. The Status, EPC, SSCR, HI, LO, Cause, and Config values of the CP0 register shall be saved as appropriate.

For using multiple interrupts, interrupts are enabled by clearing Status <EXL> of the CP0 register to "0" after appropriate saving processes.

(Note 1) Note that general exceptions can be accepted even when interrupts are disabled. So, even when you don't use multiple interrupts, it is desirable to save any general purpose register and the CP0 register that could be overwritten by general exceptions.

Examples of interrupt handler settings: Save from SSCR to stack ; Save SSCR values (as appropriate) NOP instruction $\qquad \qquad ;$ Stall until SSCR is switched NOP instruction ; Stall until SSCR is switched Save from EPC to stack ; Save EPC values (as appropriate) Save from Status to stack ; Save Status values (as appropriate) NOP instruction \blacksquare ; Stall before executing ERET instruction NOP instruction \blacksquare ; Stall before executing ERET instruction Status<EXL> ="0" ; Interrupt enable (only for multiple interrupts)

(Note 1) After overwriting SSCR of the CP0 register, wait for two cycles to allow for register bank switching before attempting a register access.

 \circledA Returning from the interrupt handler

For returning from the interrupt handler to the main process, return the register values saved at the top of the interrupt handler process and set "0" to INTC ILEV <MLEV> to clear the interrupt mask level. By executing the ERET instruction after all the return tasks are completed, Status <EXL> of the CP0 register is cleared to "0" and the EPC address returns to PC for the main process to be resumed. If the shadow register set has been enabled (CP0 register SSCR <SSD> = 0), SSCR <CSS> is updated by the ERET instruction and the Shadow Register Set number is automatically decremented for automatically returning the general purpose registers saved in the register bank. If multiple interrupts are used, it is necessary to set Status <EXL> of the CP0 register to "1" to disable interrupts prior to executing the return process.

Example settings to return from the interrupt hander:

(Note 1) After overwriting SSCR of the CP0 register, wait for two cycles to allow for register bank switching before attempting a register access.

(Note 2) Don't access the CP0 register two instructions prior to executing the ERET instruction.

TMP19A61(rev1.0)-6-61

6.9.3 Example of Multiple Interrupt Setting

In "multiple interrupt" processing, a higher interrupt level interrupt is processed while an interrupt is being processed. With TMP19A61, multiple interrupts are processed through the interrupt priority arbitration function of INTC. When an interrupt request is accepted, ILEV <CMASK> of INTC is automatically updated to the interrupt level of the interrupt accepted to enable arbitration to use the priority preset by the user program.

c Additional processes required for multiple interrupts

When an interrupt is accepted, Status <EXL> of the CP0 register is set to "1" disabling further interrupts. In order to allow multiple interrupts, it is necessary to save the registers that could be overwritten by the second and the following interrupts before enabling the multiple interrupt process. For this purpose, in addition to the typical exception handler and interrupt handler processes, save the following registers before setting Status <EXL> of the CP0 register to "0" to enable interrupts.

CP0 registers that must be saved:

- ・ EPC
- **SSCR**

Save the HI, LO, Cause, and Config registers as appropriate.

Status

(Note) Some of the registers may be automatically saved and returned by using some interrupt function of Toshiba C compiler. Refer to "TX19A C Compiler Reference" provided with the Toshiba C compiler for more details.

d Additional return processes required for multiple interrupts

Before returning registers in the interrupt return process, it is necessary to disable interrupts using the method described in Section 6.9.1.4 "Interrupt Disable". This is to prevent the returned register values from being corrupted by multiple interrupts. Note that the ERET instruction automatically clears Status <EXL> of the CP0 register to "0." So, by setting Status <EXL> of the CP0 register to "1" to disable interrupts in the returning process, you can return from the interrupt with interrupts enabled automatically.

e Proper use of Status <EXL> and Status <IE>

While there is no significant distinction between the Status <EXL> and Status <IE> parameters, Status <EXL> is automatically set to "1" upon interrupt generation and cleared to "0" by the ERET instruction automatically. In saving and returning register values at the initial and final phases of an interrupt process, where interrupts have to be disabled, hardware controlled Status <EXL> is normally used. Status <IE> is used for other general interrupt enable/disable control functions.

Applicable interrupt enable/disable control sequences are described in Section 6.9.3.1, "Interrupt Control for Multiple Interrupts".

6.9.3.1 Interrupt Control for Multiple Interrupts

Fig. 6.6 Interrupt Enable/Disable Control Sequence for Multiple Interrupts

① Status<IE>=1

Interrupts can be enabled by setting Status <IE> of the CP0 register to "1" while Status <EXL> is set to "0." This optional setting is made by the software program when it is necessary.

② Interrupt generation

When an interrupt is generated, Status <EXL> of the CP0 register is set to "1" disabling further interrupts. This process is automatically performed by hardware.

③ Status<EXL>=0

If multiple interrupts are to be enabled, it is necessary to set Status <EXL> of the CP0 register to "0" to enable interrupts after relevant registers are saved. If interrupts are enabled before saving registers, a higher priority level interrupt could corrupt the register data. This optional setting is made by the software program when it is necessary.

④ Multiple interrupts enabled

This is the period multiple interrupts are enabled. Interrupts with a level higher than the present interrupt level (ILEV <CMASK>) are to be accepted. If it is desired to disable interrupts during this period, set Status <IE> of the CP0 register to "0."

⑤ Status<EXL>=1

If multiple interrupts are enabled, it is necessary to set Status <EXL> of the CP0 register to "1" to disable interrupts before returning relevant register values. If registers are saved before disabling interrupts, a higher priority level interrupt could corrupt the register data. This optional setting is made by the software program when it is necessary.

⑥ ERET instruction

This instruction returns the system to the state before the interrupt generation. If this instruction is executed while Status <EXL> of the CP0 register is set to "1," the Status <EXL> will be automatically set to "0" and interrupt is enabled (provided that Status <IE> of the CP0 register is set to "1").

⑦ Status<IE>=0

Interrupts can be disabled by setting Status <IE> of the CP0 register to "0." This optional setting is made by the software program when it is necessary.

6.9.4 Registers

6.9.4.1 Register Map

Table 6.6 INTC Register Map

(Note 1) While the interrupt mode control register (IMCxx) is a 32 bit register, 8 bit/16 bit access is also accepted.

6.9.4.2 Interrupt Vector Registers (IVR)

For an interrupt generated, the IVR register indicates the interrupt vector address of the corresponding interrupt factor. When an interrupt request is accepted, the corresponding value as listed in Table 6.2 is set to IVR [7:0]. By setting the base address of interrupt vectors to IVR [31:8], a read/write register, simply reading the IVR value can provide the corresponding interrupt vector address.

Table 6.7 Interrupt Vector Register

6.9.4.3 Interrupt Level Register (ILEV)

ILEV is the register to control the interrupt level to be used by INTC in notifying interrupt requests to the TX19A processor core.

Interrupts with interrupt levels not higher than ILEV <CMASK> are suspended. The interrupt priority level "7" is the highest priority and "1" the lowest. Note that any interrupt with interrupt level 0 is not suspended.

When a new interrupt is generated, the corresponding interrupt level is stored in <CMASK> and any previously stored values are incremented in mask levels such that the previous CMASK is saved in PMASK0 and PMASK0 is saved in PMASK1 and so on. For writing a new value to <CMASK>, set "1" to <MLEV> and write <CMASK> simultaneously. Writing a new value to <PMASKx> cannot be made.

When <MLEV> is set to "0," the interrupt mask levels in the register shift back to the previous state such that PMASK0 is moved to CMASK and PMASK1 is moved to PMASK0, and so on. The last <PMASK6> is set to "000." If it is used in returning from an interrupt process, be sure to set <MLEV> to "0" before executing the ERET instruction. <MLEV> always reads "0."

6.9.4.4 Interrupt Mode Control Registers (IMCxx)

IMCxx is comprised of <ILxx>, which determines the interrupt levels of individual interrupt factors, <DMxx>, which is used to set activation factors of DMA transfer, and <EIMxx>, which determines active state of interrupt requests.

TMP19A61(rev1.0)-6-67

TMP19A61(rev1.0)-6-69

┑

TMP19A61(rev1.0)-6-70

(Note) Default values of EIMxx0 and EIMxx1 are different from the values to be used. Properly set them to the specified values before use.

TMP19A61(rev1.0)-6-71

٦

 (Note) Default values of EIMxx0 and EIMxx1 are different from the values to be used. Properly set them to the specified values before use.

TMP19A61(rev1.0)-6-72

Ĩ. **(Note) Default values of EIMxx0 and EIMxx1 are different from the values to be used. Properly set them to the specified values before use.**

í **(Note) Default values of EIMxx0 and EIMxx1 are different from the values to be used. Properly set them to the specified values before use.**

 (Note) Default values of EIMxx0 and EIMxx1 are different from the values to be used. Properly set them to the specified values before use.

TMP19A61(rev1.0)-6-76

(Note) Default values of EIMxx0 and EIMxx1 are different from the values to be used. Properly set them to the specified values before use.

 (Note) Default values of EIMxx0 and EIMxx1 are different from the values to be used. Properly set them to the specified values before use.

TMP19A61(rev1.0)-6-79

 to the specified values before use.

(Note 2) The access to the DMAC register by DMAC is prohibited.

(Note 2) The access to the DMAC register by DMAC is prohibited.

(Note 2) The access to the DMAC register by DMAC is prohibited.

TMP19A61(rev1.0)-6-82

 (Note 2) The access to the DMAC register by DMAC is prohibited. them to the specified values before use.

TMP19A61(rev1.0)-6-83

6.9.4.5 Interrupt Request Clear Registers (INTCLR)

When it is desired to clear any interrupt request being suspended, you can do so by setting the IVR [7:0] for the corresponding interrupt factor into the INTCLR register. When an interrupt request is cleared, the IVR value is also cleared and the interrupt factor cannot be determined anymore. Do not clear an interrupt request before reading the IVR value.

Set the IVR <IVR7:0> value that corresponds to the interrupt request that you would like to clear

- **(Note 1) Clear the interrupt request regardless of the active state setting of INTC IMCx <EIMxx>, i.e., either "H" level, "L" level, rising edge, or falling edge, in order to maintain interrupt factors.**
- **(Note 2) Bit manipulation instructions cannot be used to access this register.**
- **(Note 3) External transfer requests due to DMAC interrupt factors are not cleared. Once an external transfer request is accepted, it will not be canceled until the DMA transfer is executed. Therefore, any unnecessary external transfer request should be cleared by executing DMA transfer or disabling interrupts using IMCx <ILxxx> or by canceling the corresponding DMAC activation factors using IMCx<DMxx> before accepting the external transfer requests.**
- **(Note 4) Be sure to clear the corresponding interrupt number with INTCLR after setting IMCx register.**

TMP19A61(rev1.0)-6-85

ヿ

6.10 INTCG Registers (Interrupts to Clear STOP and IDLE)

INT0 to INTB, KWUP0 to 3 (Interrupts to Clear Stop and Idle modes)

Note: Default values for standby clearing request of IMCGD are different from the values to be used. Properly set them to the specified values before use.

Be sure to set active state of the clear request if interrupt is enabled for clearing the Stop or Idle mode.

(Note1) When using interrupts, be sure to follow the following sequence of action:

- c **If shared with other general ports, enable the target interrupt input.**
- d **Set active state, etc., upon initialization.**
- e **Clear interrupt requests.**
- f **Enable interrupts**
- **(Note 2) Settings must be performed while interrupts are disabled.**
- **(Note 3) For clearing the Stop mode with TMP19A61, 13 factors, i.e., INT0 to INTB and KWUP0 to 3 are available as clearing interrupts. Whether or not INT0 to INTB are to be used as Stop/ Idle clearing interrupts as well as active state edge/level selection is set with CG.**
- **(Note 4) Among the above 13 factors to be assigned as Stop/Idle clear request interrupts, INT0 to INTB don't have to be set with CG if they are to be used as normal interrupts. Use INTC to specify either H/L level, rising/falling edge, or both edges. If KWUP0 to 7 are to be used as normal interrupts, set the active level by KWUPSTn and set High level with INTC. No CG setting is necessary.**

Interrupt factors other than those assigned as Stop/Idle clear requests are set in the INTC block.

6.11 NMI Flag Register

(Note) WDT and WBER are cleared to "0" when they are read.

6.12 Cautions in Using Interrupts

The following paragraphs describe some points to be kept in mind in using interrupts. User programs must be written in a manner to satisfy the following details.

6.12.1 Cautions Related to TX19A Processor Core

- Exceptions cannot be disabled. Note that there are some cases where two different instructions can be distinguished only by exception generation. So, properly use them according to the specific usage.
- Software interrupts are different from the "software set" to be used as one of hardware interrupt factors.
- Immediately after overwriting SSCR of the CP0 register, add two NOP instructions to allow for register bank switching as it takes two clock cycles.
- In case multiple interrupts of the same interrupt level are accepted by changing ILEV <CMASK>, the register bank will not be switched. The users need to program an additional process for saving the contents of the register.
- Only 32-bit ISA access can be used to access IER of the CP0 register.
- Different stack pointers (r29) are used for Shadow Register Set number 0 and Shadow Register Set numbers 1 to 7; it is necessary to set them separately (twice). If it is desired to use a common stack pointer, you can do so by setting SSCR<CSS> to "1" in the main process to use Shadow Register Set number 1. In this case, when a level 1 interrupt is accepted, the register bank will not be switched. The users need to program an additional process for saving the contents of the register..
- If an ERET instruction is executed while interrupts are disabled by setting Status <ERL> of the CP0 register to "1," it returns to the main process by using ErrorEPC of the CP0 register as the return address. As the TX19A processor core saves the interrupt return address to EPC, you should be careful if Status <ERL> is to be used for disabling interrupts.
- Don't execute an ERET instruction within two clock cycles after accessing Status, ErrorEPC, EPC, or SSCR of the CP0 register.
- If Status <ERL/EXL/IE> of the CP0 register is set to disable interrupts, interrupts are disabled at the time of instruction execution (E stage) but any value set to the register is reflected only two clocks later.
- If Status <ERL/EXL/IE> of the CP0 register is set to enable interrupts, interrupts are enabled two clocks after the instruction execution (E stage); any value set to the register is also reflected two clocks after the instruction execution (E stage).

6.12.2 Cautions Related to INTC

- ・ If more than one interrupts of a same interrupt level are generated at the same time, interrupts are accepted from the factor of the smallest interrupt number.
- ・ Any factor of interrupt level 0 is not suspended.
- ・ If it is desired to individually disable interrupt factors (by setting interrupt level 0), you can do so only while interrupts are disabled.
- ・ Default settings of IMCx <EIMxx> of INTC may be different from the settings to be used.
- The INTC ILEV register must be 32-bit accessed.
- ・ The INTC INTCLR register must be 32-bit accessed.
- ・ When enabling interrupts, be sure to do so in the order of the detection route (from external to internal). When disabling, use the reverse order of the detection route (from internal to external).
- When a new value is written to INTC ILEV <CMASK>, set <MLEV> to "1" at the same time.

7. Input/Output Ports

7.1 Port registers

Px :Port register To read/ write port data.

- **PxCR :Output control register** Need to enable the input with PxIE register even when input is set.
- **PxFCn :Function register** To set functions. An assigned function can be activated by setting "1".
- **PxOD :Open drain control register** To switch the input of a register that can be set as programmable open drain.
- **PxPUP :Pull-up control register** To control program pull-ups.
- **PxSEL :Serial setting register** Needs to be set when using serial function.

PxIE :Input control enable register

To control inputs. "0"cannot be set as a default to avoid through current. All the ports other than P0 and P1 require the setting. "1" is input if IE="0".

7.2 Port 0 (P00~P07)

The port 0 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register P0CR. A reset allows all bits of P0CR to be cleared to "0" and the port 0 to be put in output disable mode.

Besides the general-purpose input/output function, the port 0 performs other functions: D0 through D7 function as a data bus and AD0 through AD7 function as an address data bus. When external memory is accessed, all bits of P0FC1 are set to "1."

If the BUSMD pin is set to "L" level, the port 0 is put in separate bus mode (D0 to D7). If it is set to "H" level, the port 0 is put in multiplexed mode (AD0 to AD7).

TMP19A61(rev1.0) 7-95

Port 0 register

TMP19A61(rev1.0)7-96

7.3 Port 1 (P10~P17)

The port 1 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Output can be set by using the control register P1CR and the function registers P1FC1 and P1FC2. A reset allows all bits of the output latch P1, P1CR, P1FC1 and P1FC2 to be cleared to "0" and the port 1 to be put in output disable mode.

Besides the general-purpose input/output function, the port 1 performs other functions: D8 through D15 function as a data bus, AD8 through AD15 function as an address data bus, and A8 through A15 function as an address bus. To access external memory, registers P1CR, P1FC1 and P1FC2 must be provisioned to allow the port 1 to function as either an address bus or an address data bus.

If the BUSMD pin is set to "L" level during a reset, the port 1 is put in separate bus mode (D8 to D15). If it is set to "H" level during a reset, the port 1 is put in multiplexed mode (AD8 to AD15 or A8 to A15).

Note) You cannot set "1" to P1FC1 and F1FC2 simultaneously.

7.4 Port 2 (P20~P27)

The port 2 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register P2CR and the function registers P2FC1 and P2FC2. A reset allows all bits of the output latch P2 to be set to "1," all bits of P2CR, P2FC1 and P2FC2 to be cleared to "0," and the port 2, to be an input port though it is input/output disabled.

Besides the general-purpose input/output port function, the port 2 performs another function: A0 through A7 function as an address bus and A16 through A23 function as another address bus. To access external memory, registers P2CR, P2FC1 and P2FC2 must be provisioned to allow the port 2 to function as an address bus.

If the BUSMD pin is set to "L" level during a reset, the port 2 is put in separate bus mode (A16 to A23). If it is set to "H" level during a reset, the port 2 is put in multiplexed mode (A0 through A7 or A16 through A23).

Fig. 7.3 Port 2(P20~P27)

TMP19A61(rev1.0) 7-99

Port 2 register

-

7.5 Port 3 (P30~P37)

The port 3 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register P3CR and the function register P3FC1.

In addition to above functions, a function of inputting and outputting the control and status signals of CPU is provided. If the P30 pin is set to \overline{RD} signal output mode (<P30F>="1"), the \overline{RD} strobe is output only when an external address area is accessed. Likewise, if the P31 pin is set to \overline{WR} signal output mode ϵ (<P31F>="1"), the $\overline{\text{WR}}$ strobe is output only when an external address area is accessed. Set IE to input mode when using WAIT/BUSREQ input function.

Fig. 7.4 Port 3 (P30~P32, P36)

TMP19A61(rev1.0) 7-101

Fig. 7.5 Port 3 (P33,P34)

Fig. 7.6 Port 3 (P35)

Fig. 7.7 Port 3 (P37)

TMP19A61(rev1.0)7-104

1: enabled 1: enabled

7.6 Port 4 (P40~P47)

The port 4 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register P4CR and the function register P4FC1.

Besides the general-purpose input/output port function, the port 4 performs other functions: P40 through P45 output the chip select signal ($\overline{CS0}$ to $\overline{CS5}$), P46 functions as the SCOUT output pin for outputting internal clocks.

Fig. 7.8 Port 4 (P40~P45)

TMP19A61(rev1.0)7-106

Fig. 7.9 Port 4 (P46)

TMP19A61(rev1.0) 7-107

Fig. 7.10 Port 4 (P47)

Port 4 register

7.6 Port 5 (P50~P57)

The port 5 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register P5FC1 and the control register P5CR. A reset allows all bits of the output latch P5 to be set to "1," all bits of P5CR and P5FC1 to be cleared to "0," and the port 5 to be put in output disable mode.

The port 5 also functions as an address bus (A0 through A7). To access external memory, P5CR and P5FC1 must be provisioned to allow the port 5 to function as an address bus.

Port 5 register

7 6 5 4 3 2 1 0 P5IE Bit Symbol P57IE P56IE P55IE P54IE P53IE P52IE P51IE P50IE (0xFFFF_F05E) Read/Write RW After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 Function | Input 0: disabled 1:enable Input 0: disabled 1:enabled Input 0: disabled 1:enabled

7.7 Port 6 (P60~P67)

The port 6 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register P6FC1 and the control register P6CR. A reset allows all bits of the output latch P6 to be set to "1," all bits of P6CR and P6FC1 to be cleared to "0," and the port 6 to be put in output disable mode.

The port 6 also functions as an address bus (A8 through A15). To access external memory, P6CR and P6FC1 through P6FC4 must be provisioned to allow the port 6 to function as an address bus.

Fig. 7.12 Port 6 (P60~P67)

Port 6 register

Port 6 input enable control register

7.8 Port 7 (P70~P77)

The port 7 is an 8-bit, analog input port for the A/D converter. Although the port 7 is an input port during a reset, any inputs are disabled.

Set the corresponding input enable control register when you use the port 7 as an input port. Set the register to be input disabled when you use it as an AD function port.

Fig. 7.13 Port 7 (P70~P77)

Port 7 register

7.9 Port 8 (P80~P87)

The port 8 is an 8-bit, analog input port for the A/D converter.

Although the port 8 is an input port during a reset, any inputs are disabled. Set the corresponding input enable control register when you use the port 8 as an input port. Set the register to be input disabled when you use it as an AD function port.

Fig. 7.14 Port 8 (P80~P87)

Port 8 register

7.10 Port 9 (P90~P97)

The port 9 is an 8-bit, analog input port for the A/D converter.

Although the port 9 is an input port during a reset, any inputs are disabled. Set the corresponding input enable control register when you use the port 9 as an input port. Set the register to be input disabled when you use it as an AD function port.

Fig. 7.15 Port 9 (P90~P97)

Port 9 register

7.11 Port A (PA0~PA7)

The port A is an 8-bit, analog input port for the A/D converter.

Although the port A is an input port during a reset, any inputs are disabled. Set the corresponding input enable control register when you use the port A as an input port. Set the register to be input disabled when you use it as an AD function port.

Fig. 7.16 Port A (PA8~PA15)

Port A Input enable control register

7.12 Port B (PB0~PB7)

Port B is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register PBFC1 and the control register PBCR. A reset allows all bits of the output latch PB to be set to "0," all bits of PBCR and PBFC1 to be cleared to "0," and the port B to be put in output disable mode. The port 6 also has 16-bit timer input function (PB0 through PB7).

Fig. 7.17 Port B (PB0~PB7)

Port B register

Port B Input enable control register

0:PORT 1:TBAIN0

1: enabled 1: enabled

0:PORT 1:TB9IN1

0:PORT 1:TB9IN0

0:PORT 1:TB8IN1

0:PORT 1: TB8IN0

0:PORT 1:TBAIN1

Function 0:PORT

1:TBBIN1

0:PORT 1:TBBIN0

7.13 Port C (PC0~PC7)

Port C is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register PCFC and the control register PCCR. A reset allows all bits of the output latch PC, PCCR and PCFC1 to be cleared to "0," and the port C to be put in output disable mode.

The port 6 also has 16-bit timer input function (PC0 through PC7).

Besides the input/output port function, the port C performs other functions: PC0 through PC3 and PC7 input a 16-bit timer and PC4 through PC6 have a serial communication function (SIO/UART ch3).

Fig. 7.18 Port C (PC0~PC3, PC7)

Fig. 7.19 Port C (PC4)

Fig. 7.20 Port C (PC5)

Port C register

Port C input enable control register

R/W : Read or Write

R : Read Only

R 0 : Read "0" Only

W : Write Only

7.14 Port D (PD0~PD7)

Port D is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register PDFC1 and the control register PDCR. A reset allows all bits of the output latch PD to be set to "0," all bits of PDCR and PCFC1 to be cleared to "0," and the port D to be put in output disable mode.

Besides the input/output port function, the port D performs other functions: PD0 through PD5 input a 16-bit timer and PD6 and PD7 output a 16-bit timer.

Fig. 7.21 Port D (PD0~PD5)

Fig. 7.22 Port D (PD6,PD7)

Port D register

After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0

Input 0: disabled 1: enabled

After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0

0:PORT 1:TB12IN1

0:PORT 1:TB12IN0

Input 0: disabled 1: enabled

0:PORT 1:TB11IN1

Input 0: disabled 1: enabled

0:PORT 1:TB11IN0

Input 0: disabled 1: enabled

0:PORT 1:TB10IN1

Input 0: disabled 1: enabled

0:PORT 1: TB10IN0

Input 0: disabled 1: enabled

(0xFFFF_F0DE) Read/Write R/W

Function 0:PORT

Function | Input

1:TB15OUT

0: disabled 1: enabled

0:PORT 1:TB14OUT

Input 0: disabled 1: enabled

7.15 Port E (PE0~PE7)

Port E is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register PEFC1 and the control register PECR. A reset allows all bits of the output latch PE, PECR and PEFC1 to be cleared to "0," and the port E to be put in output disable mode.

Besides the input/output port function, the port E performs other functions: PE0 through PE4 output a 16-bit timer, PE5 and PE6 have I2C function and PE5 through PE7 have SIO function.

Fig. 7.23 Port E (PE0~PE4)

Fig. 7.24 Port E (PE5,PE6)

Port E input control register

7.16 Port F (PF0~**PF7)**

Port F is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register PFFCx and the control register PFCR. A reset allows all bits of PF, PFCR and PFFC1 to be cleared to "0," and the port F to be put in output disable mode.

Besides the input/output port function, the port F performs other functions: PF0 through PF2, PF4 through PF6 have a serial communication function (SIO/UART ch0 and ch1).

If the port F is used as UART/SIO function port, select the function with the function register of the corresponding port and set the open drain control register along with the serial setting register. When the function registers 1 and 2 are set as the port, please do not set any other function.

Fig. 7.27 Port F (PF1,PF5)

Fig. 7.28 Port F (PF2,PF6)

Fig. 7.29 Port F (PF3,PF7)

Port F register

Port F open drain (OD) control register

Port F select control register

			6	5		3	2		
PFIE	Bit Symbol	PF7IE	PF6IE	PF ₅ IE	PF4IE	PF3IE	PF2IE	PF ₁ IE	PFOIE
(OXFFFF FOFE)	Read/Write	R/W							
	After reset	0		0					
	Function	Input	Input	Input	Input	Input	Input	Input	Input
		0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled

Port F input control register

7.17 Port G (PG0~PG7)

The port G is a general-purpose, 8-bit input/output port. For this port, outputs can be specified in units of bits by using the control register PGCR and the function register PGFCx. A reset allows all bits of the PG, PGCR, PGFC1 and PGFC2 to be cleared to "0," and the port G to be put in output disable mode.

Besides the input/output port function, the port C performs other function: PG0 through PG2 have a serial communication function (SIO/UART ch2).

If the port G is used as UART/SIO function port, select the function with the function register of the corresponding port and set the open drain control register along with the serial setting register. When the function registers 1 and 2 are set as the port, please do not set any other function.

Fig. 7.31 Port G (PG1, PG3, PG7)

Fig. 7-32 Port G (PG2)

Fig. 7.33 Port G (PG4~PG6)

After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0

0: off 1:SCLK

TXD2 0: off 1:TXD

(0xFFFF_F10D) Read/Write **R/W**

Function | | | | | | | | | SCLK2

			6	5	4	3	っ		
PGIE	Bit Symbol	PG7IE	PG7IE	PG5IE	PG4IE	PG3IE	PG2IE	PG1IE	PG0IE
(OXFFFF F10E)	Read/Write	R/W							
	After reset			0					
	Function	Input							
		0: disabled							
		1: enabled							

Port G input control register

7.18 Port H (PH0~PH7)

The port H is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PHCR and the function register PHFCx. A reset allows all bits of the PH to be set to "1," all bits of PHCR, PHFC1 and PHFC2 to be cleared to "0," and the port H to be put in output disable mode.

Besides the input/output port function, the port H performs other functions: PH0 through PH2 and PH4 through PH6 have a serial communication function (SIO/UART ch4 and ch5). PH3 and PH7 input external interrupt (INT9 and INTA).

If the port H is used as UART/SIO function port, select the function with the function register of the corresponding port and set the open drain control register along with the serial setting register. When the function registers 1 and 2 are set as the port, please do not set any other function.

Fig. 7.35 Port H (PH1,PH5,PH3,PH7)

Fig. 7.36 Port H (PH2,PH6)

Port H register

Port H open drain (OD) control register

Port H select control register

1: enabled 1: enabled

Port H input control register

7.19 Port I (PI0~PI7)

The port I is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PICR and the function register PIFCx. A reset allows all bits of the PI to be set to "1," all bits of PICR, PIFC1 and PIFC2 to be cleared to "0," and the port I to be put in output disable mode.

Besides the input/output port function, the port I performs other functions: PI0 through PI2 and PI4 through PI6 have a serial communication function (SIO/UART ch6 and ch7). PI3 input external interrupt (INTB).

If the port I is used as UART/SIO function port, select the function with the function register of the corresponding port and set the open drain control register along with the serial setting register. When the function registers 1 and 2 are set as the port, please do not set any other function.

Fig. 7.38 Port I (PI1,PI5,PI3)

Fig. 7.39 Port I (PI2,PI6)

Fig. 7.40 Port I (PI7)

Port I register

Port I select control register

1: enabled 1: enabled

Port I input control register

7.20 Port J (PJ0~PJ7)

The port J is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PJCR. A reset allows all bits of the PJ and PJCR to be cleared to "0," and the port J to be put in output disable mode.

Fig. 7.41 Port J (PJ0~PJ7)

Port J register

7.7 Port K (PK0~PK7)

The port K is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PKCR and the function register PKFCx. A reset allows all bits of the PK, PKCR and PKFC1 to be set to "0," and the port K to be put in output disable mode.

Besides the input/output port function, the port K performs other functions: PK0 through PK2 have a serial communication function (SIO/ UART ch8), PK5 through PK7 have a serial bus I/F function (SBI2). PK3 and PK4 input 32-bit timer capture trigger (TC0IN and TC1IN).

If the port K is used as a port UART/SIO function or serial bus I/F function, select the function with the function register of the corresponding port and set the open drain control register along with the select control register. When the function registers 1 and 2 are set as the port, please do not set any other function.

Fig. 7.43 Port K (PK1,PK3,PK4)

Fig. 7.44 Port K (PK2)

Fig. 7.45 Port K (PK5,PK6)

Fig. 7.46 Port K (PK7)

Port K register

Port K serial setting register

Port K Input control register

7.22 Port L (PL0~PL7)

The port L is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PLCR and the function register PLFCx. A reset allows all bits of the PL, PLCR, PLFC1 and PLFC2 to be cleared to "0," and the port L to be put in output disable mode.

Besides the input/output port function, the port L performs other functions: PL0 and PL1 input 32-bit timer capture trigger. PL3 and PL7 output 32-bit timer compare match. PL4 through PL6 have HUART/HSIO function.

If the port L is used as a port HUART/HSIO function, select the function with the function register of the corresponding port and set the open drain control register along with the serial setting register. When the function registers 1 and 2 are set as the port, please do not set any other function.

Fig. 7.48 Port L (PL2)

Fig. 7.51 Port L (PL6)

Port L register

Port L select control register

1: enabled 1: enabled

Port L input control register

7.23 Port M (PM0~PM7)

The port M is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PMCR and the function register PMFCx. A reset allows all bits of the PM, PMCR, PMFC1 to be cleared to "0," and the port M to be put in output disable mode.

Besides the input/output port function, the port M performs other functions: PM0 through PM5 input external interrupt (INT0~INT5). PM6 and PM7 output 32-bit timer compare match.

TOSHIBA

Port M register

Port M input control register

7.23 Port N (PN0~PN7)

The port N is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PNCR and the function register PNFCx. A reset allows all bits of the PN, PNCR, PNFC1 and PNFC2 to be cleared to "0," and the port N to be put in output disable mode.

Besides the input/output port function, the port N performs other functions: PN0 through PN2 input external interrupt (INT6~INT8). PN3 and PN7 input A/D converter external start request.

Fig. 7.54 Port N (PN0,PN1,PN2,PN3,PN5,PN7)

Fig. 7.55 Port N (PN4~PN6)

Port N register

7.24 Port O (PO0~PO7)

The port O is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register POCR. A reset allows all bits of the PO and POCR to be cleared to "0," and the port O to be put in output disable mode.

Besides the general-purpose input/output port function, the port O performs other functions: PO0 through PO3 have Key on wake-up input function (KEY0 through KEY3)., PO4 through PO6 have HUART/HSIO function.

If the port N is used as a port HUART/HSIO function, select the function with the function register of the corresponding port and set the open drain control register along with the serial setting register. When the function registers 1 and 2 are set, the setting in the register 1 is prioritized.

TMP19A61(rev1.0) 7-181

Fig. 7.57 port O (PO4)

Fig. 7.58 Port O (PO5)

TMP19A61(rev1.0) 7-183

Fig. 7.60 Port O (PO7)

Port O pull-up control register

TMP19A61(rev1.0)7-186

Port O serial setting register

Port O input control register

7.25 Port P (PP0~PP7)

The port P is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PPCR. A reset allows all bits of the PP and PPCR to be cleared to "0," and the port O to be put in output disable mode.

Besides the input/output port function, the port P performs other functions: PP0 through PP7 function as a signal for DSU-ICE (TPD0~TPD7/ TPC0~TPC7). If the port P is used for the DSU-ICE signal, it cannot be used as the input/output mode.

Port P input control register

7.26 Port Q (PQ0~PQ3)

The port Q is a general-purpose, 4-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PQCR and the function register PQFC1. A reset allows all bits of the PQ, PQCR and PQFC1 to be cleared to "0," and the port Q to be put in output disable mode.

Besides the input/output port function, the port Q performs other functions: PQ0 and PQ2 function as DREQ2 and DREQ3. PQ1 and PQ3 function as DACK2 and DACK3.

TMP19A61(rev1.0)7-190

0: disabled 1: enabled

0: disabled | 0: disabled

1: enabled

0: disabled 1: enabled

1: enabled

8. External Bus Interface

The TMP19A61 has a built-in external bus interface function to connect to external memory, I/Os, etc. This interface consists of an external bus interface circuit (EBIF), a chip selector (CS) and a wait controller.

The chip selector and wait controller designate mapping addresses in a 6-block address space and also control wait states and data bus widths (8- or 16-bit) in these and other external address spaces.

The external bus interface circuit (EBIF) controls the timing of external buses based on the chip selector and wait controller settings. The EBIF also controls the dynamic bus sizing and the bus arbitration with the external bus master.

• External bus mode

Selectable address, data separator bus mode and multiplex mode

• Wait function

This function can be enabled for each block.

- A wait of up to 15 clocks can be automatically inserted.
- A wait can be inserted via the WAIT / RDY pin.
- (Data bus width

Either an 8- or 16-bit width can be set for each block.

(Recovery cycle (read/write)

If external bus cycles occur continuously, a dummy cycle of up to 4 clocks can be inserted and this dummy cycle can be specified for each block.

(Recovery cycle (chip selector)

When an external bus is selected, a dummy cycle of up to 31 clocks can be inserted and this dummy cycle can be specified for each block.

• Bus arbitration function

8.1 Address and Data Pins

(1) Address and data pin settings

The TMP19A61 can be set to either separate bus or multiplexed bus mode. Setting the BUSMD pin to the "L" level at a reset activates the separate bus mode, and setting the pin to the "H" level activates the multiplexed bus mode. Table 8.1 shows relation among bus mode, address and data pins.

(2) Operation after reset

After reset, the control register (B23CS) of the block address area 2 (CS2) is automatically enabled and the following are set.

After reset, set the block address area with the BMA2 register.

(3) Address HOLD when an internal area is accessed

When an internal area is being accessed, the address bus maintains the address output of the previously accessed external area and doesn't change it. Also, the data bus is in a state of high impedance.

8.2 Data Format

Internal registers and external bus interfaces of the TMP19A61 are configured as described below.

- (1) Big-endian mode
	- **1** Word access
		- 32-bit bus width

Internal registers External buses

● 8-bit bus width

Internal registers External buses

d Half word access

● 16-bit bus width

Internal registers External buses

● 8-bit bus width

3 Byte access

● 16-bit bus width

● 8-bit bus width

(2) Little-endian mode

1 Word access

● 16-bit bus width

Internal registers External buses

● 8-bit bus width

2 Half word access

● 16-bit bus width

● 8-bit bus width

- **3** Byte access
	- 16-bit bus width

Internal registers External buses

● 8-bit bus width

8.3 External Bus Operations (Separate Bus Mode)

This section describes various bus timing values. The timing diagram shown below assumes that the address buses are A23 through A0 and that the data buses are D15 through D0.

(1) Basic bus operation

The external bus cycle of the TMP19A61 basically consists of three clock pulses and a wait can be inserted as mentioned later. The basic clock of an external bus cycle is the same as the internal system clock.

Fig. 8.1 shows read bus timing and Fig. 8.2 shows write bus timing. If internal areas are accessed, address buses remain unchanged as shown in these figures. Additionally, data buses are in a state of high impedance and control signals such as RD and WR do not become active.

Fig. 8.1 Read Operation Timing Diagram

TMP19A61(rev1.0)-8-202

TOSHIBA

(2) Wait timing

A wait cycle can be inserted for each block by using the chip selector (CS) and wait controller. The following three types of wait can be inserted:

 Ω A wait of up to 15 clocks can be automatically inserted.

 Q A wait can be inserted via the \overline{WAIT} pin

(2+2N through 15+2N

Note: 2N is the number of external waits that can be inserted.)

3 A wait can be inserted via the RDY pin

(2+2N through 15+2N

Note: 2N is the number of external waits that can be inserted.)

 The setting of the number of waits to be automatically inserted and the setting of the external wait input can be made using the chip selector and wait controller registers, BmnCS<BnW>.

Fig. 8.3 through Fig. 8.10 shows the timing diagrams in which waits have been inserted.

Fig. 8.3 Read Operation Timing Diagram (0 Wait and 1 Wait Automatically Inserted)

Fig. 8.4 Read Operation Timing Diagram (5 Waits Automatically Inserted)

Fig. 8.5 shows the read operation timing when 0 wait, waits automatically inserted, and waits automatically inserted + external waits are inserted in the separate bus mode.

TMP19A61(rev1.0)-8-204

tsys fsys **0 wait 2 waits automatically inserted** 2 waits automatically
inserted 2 waits automatically inserted + 2N (N=1) 2 waits automatically inserted 2N_WAIT **3 waits automatically inserted + 2N (N=1)** automa inserted 2N_WAIT **2 waits automatically inserted + 2N (N=2)** waits automatic inserted 2N_WAIT /WAIT A[23:0] D[15:0] A[23:0] D[15:0] /WR /WAIT /WAIT /WR A[23:0] D[15:0] /WR /WR /WAIT A[23:0] D[15:0] A[23:0] D[15:0] /WR /WAIT • --- External wait sampling point External wait sampling points take place before a cycle of waits automatically inserted is finished and before a 2N_wait cycle is finished as shown above. The same applies to combinations of other numbers of waits.

Fig. 8.6 shows the write operation timing when 0 wait, waits automatically inserted, and waits automatically inserted + external waits are inserted in the separate bus mode.

Fig. 8.6 Write Operation Timing Diagram

TMP19A61(rev1.0)-8-205

By setting the bit 3<P33F1> of port 3 function register1 P3FC1 to "1," the WAIT input pin (P33) can also serve as the RDY input pin.

The \overline{RDY} input is input to the external bus interface circuit as the logical reverse of the \overline{WAIT} input. The number of waits is specified by the chip selector and a wait controller register, BmnCS<BnW>.

Fig. 8.7 shows the \overline{RDY} inputs and the number of waits.

Fig. 8.7 RDY Input and Wait Operation Timing Diagram

(3) Time that it takes before ALE is asserted

When the external bus of the TMP19A61 is used as a multiplexed bus, the ALE width (assert time) can be specified by using the bus control register BUSCR<ALESEL1:0> in the CS/ wait controller. In the case of a separate bus mode, ALE is not output, but the time from when an address is established to the assertion of the \overline{RD} or WR signal is different depending on the BUSCR<ALESEL1:0>.

During a reset, <ALESEL1:0> = "01" is set and the \overline{RD} or \overline{WR} signal is asserted at a point of one system (internal) clock after an address is established. If <ALESEL1:0> is cleared to "00," the \overline{RD} or \overline{WR} signal is asserted after an address is established. This assert setting cannot be established for each block in an external area and the same setting is commonly used in an external address space.

Fig. 8. 8 ALE Assert Timing in Separate Bus Mode

(4) Recovery time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time.

A dummy cycle can be inserted in both a read and a write cycle. The dummy cycle insertion setting can be made in the chip selector and wait controller registers, BmnCS<BnWCV> (write recovery cycle) and <BnRCV> (read recovery cycle). As for the number of dummy cycles, one, two or four system clocks (internal) can be specified for each block. Fig. 8.9 shows the timing of recovery time insertion.

Fig. 8.9 Timing of Recovery Time Insertion in Separate Bus Mode

(5) Chip selector recovery time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time. The dummy cycle insertion setting can be made in the chip selector and wait controller registers, BmnCS<BnCSCV>. As for the number of dummy cycles, zero dummy cycle or one system clock (internal) can be specified for each block. Fig. 8.10 shows the timing of recovery time insertion.

Fig. 8.10 CS Timing of Recovery Time Insertion

8.4 External Bus Operations (Multiplexed Bus Mode)

This section describes various bus timing values. The timing diagram shown below assumes that the address buses are A23 through A16 and that the address/data buses are AD15 through AD0.

(1) Basic bus operation

The external bus cycle of the TMP19A61 basically consists of three clock pulses and a wait can be inserted as mentioned later. The basic clock of an external bus cycle is the same as the internal system clock.

Fig. 8.11 shows read bus timing and Fig. 8.12 shows write bus timing. If internal areas are accessed, address buses remain unchanged and the ALE does not output latch pulse as shown in these figures. Additionally, address/data buses are in a state of high impedance and control signals such as \overline{RD} and \overline{WR} do not become active.

Fig. 8.11 Read Operation Timing Diagram

Fig. 8.12 Write Operation Timing Diagram

TMP19A61(rev1.0)-8-210

(2) Wait Timing

A wait cycle can be inserted for each block by using the chip selector (CS) and wait controller. The following three types of wait can be inserted:

- \degree A wait of up to 15 clocks can be automatically inserted.
- Q A wait can be inserted via the \overline{WAIT} pin.

(2+2N through 15+2N Note: 2N is the number of external waits that can be inserted.)

 $\circled{1}$ A wait can be inserted via the \overline{RDY} pin.

(2+2N through 15+2N

Note: 2N is the number of external waits that can be inserted.)

The setting of the number of waits to be automatically inserted and the setting of the external wait input can be made using the chip selector and wait controller registers, BmnCS<BnW>.

Fig. 8.13 shows the read operation timing when 0 wait, waits automatically inserted, and waits automatically inserted + external waits are inserted in the multiplexed bus mode.

Fig. 8.13 Read Operation Timing Diagram

TMP19A61(rev1.0)-8-212

Fig. 8.14 shows the write operation timing when 0 wait, waits automatically inserted, and waits automatically inserted + external waits are inserted in the multiplexed bus mode.

TMP19A61(rev1.0)-8-213

(3) Time for ALE to be asserted

An ALE assertion time is selectable from 1 clock through 4 clocks. The setting bit is located in the bus control register (BUSCR). The default is 2 clocks. This assert setting cannot be established for each block in an external area and the same setting is commonly used in an external address space.

Fig. 8.16 shows the ALE timings with 1 clock or 2 clocks.

When the ALE is 1 clock or 2 clocks

Fig. 8.16 Read Operation Timing (the ALE timings with 1 clock or 2 clocks)

(4) Read and Write Recovery Time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time.

A dummy cycle can be inserted in both a read and a write cycle. The dummy cycle insertion setting can be made in the chip selector and wait controller registers, BmnCS<BnWCV> (write recovery cycle) and <BnRCV> (read recovery cycle). As for the number of dummy cycles, zero dummy cycle, one, two or four system clocks (internal) can be specified for each block. Fig. 8.17 shows the timing of recovery time insertion.

Timing of Recovery Time Insertion (ALE width: 1fsys)

Fig. 8.17 Timing of Recovery Time Insertion
(5) Chip selector recovery time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time.

The dummy cycle insertion setting can be made in the chip selector and wait controller registers, BmnCS<BnCSCV>. As for the number of dummy cycles, zero dummy cycle or one system clock (internal) can be specified for each block. Fig. 8.18 shows the timing of recovery time insertion.

Fig. 8.18 Timing of Chip Set Recovery Time Insertion

8.5 Bus Arbitration

The TMP19A61 can be connected to an external bus master. The arbitration of bus control authority with the external bus master is executed by using the two signals, BUSRQ and BUSAK . The external bus master can acquire control authority for TMP19A61 external buses only, and cannot acquire control authority for internal buses.

(1) Accessible range of external bus master

The external bus master can acquire control authority only for TMP19A61 external buses, and cannot acquire control authority for internal buses (G-BUS). Therefore, the external bus master cannot access the internal memories or the internal I/O. The arbitration of bus control authority for external buses is executed by the external bus interface circuit (EBIF), and this is independent of the CPU and the internal DMAC. Even when the external bus master holds the external bus control authority, the CPU and the internal DMAC can access the internal ROM, RAM and registers. On the other hand, if the CPU or the internal DMAC tries to access an external memory when the external bus master holds the external bus control authority, the CPU or the internal DMAC bus cycle has to wait until the external bus master releases the bus. For this reason, if the BUSRQ remains active, the TMP19A61 may lock.

(2) Acquisition of bus control authority

The external bus master requests the TMP19A61 for bus control authority by asserting the BUSRQ signal. The TMP19A61 samples the BUSRQ signal at the break of external bus cycles on the internal buses (G-BUS) and determines whether or not to give the bus control authority to the external bus master. When it gives the bus control authority to the external bus master, it asserts the BUSAK signal. At the same time, it makes address buses, data buses and bus control signals (\overline{RD} and \overline{WR}) in a state of high impedance. (The internal pull-up is enabled for the R/\overline{W} , \overline{HWR} and \overline{CSx} .)

Depending on the relationship between the size of data to be loaded or stored and the external memory bus width, two or more bus cycles can occur in response to a single data transfer (bus sizing). In this case, the end of the last bus cycle is the break of external bus cycles.

If access to external areas occurs consecutively on the TMP19A61, a dummy cycle can be inserted. Again, requests for buses are accepted at the break of external bus cycles on the internal buses (G-BUS). During a dummy cycle, the next external bus cycle is already started on the internal buses. Therefore, even if the BUSRQ signal is asserted during a dummy cycle, the bus is not released until the next external bus cycle is completed.

Keep asserting the BUSRQ signal until the bus control authority is released.

Fig. 8.19 shows the timing of acquiring bus control authority by the external bus master.

O BUSRQ is at the "H" level.

d The TMP19A61 recognizes that the BUSRQ is at the "L" level, and releases the bus at the end of the bus cycle.

e When the bus is completed, the TMP19A61 asserts BUSAK . The external bus master recognizes that the BUSAK is at the "L" level, and acquires the bus control authority to start bus operations.

Fig. 8.19 Bus Control Authority Acquisition Timing

(3) Release of bus control authority

The external bus master releases the bus control authority when it becomes unnecessary. If the external bus master no longer needs the bus control authority having been obtained already, it negates the BUSRQ signal and returns the bus control authority to the TMP19A61.

Fig. 8.20 shows the timing of releasing unnecessary bus control authority.

- $¹$ The external bus master has the bus control authority.</sup>
- d The external bus master negates the BUSRQ , as it no longer requires the bus control authority.
- **The TMP19A61 recognizes that the BUSRQ is at the "H" level, and negates the BUSAK.**

Fig. 8.20 Timing of Releasing Bus Control Authority

TMP19A61(rev1.0)-8-218

9. The Chip Selector and Wait Controller

The TMP19A61 can be connected to external devices (I/O devices, ROM and SRAM).

6-block address spaces (CS0 through CS5) can be established in the TMP19A61 and three parameters can be specified for each address and other address spaces: data bus width, the number of waits and the number of dummy cycles.

CS0 through 5CS (also used as P40 through P45) are the output pins corresponding to spaces CS0 through CS5. These pins generate chip selector signals (for ROM and SRAM) to each space when the CPU designates an address in which spaces CS0 through CS5 are selected. For chip selector signals to be generated, however, the port 4 controller register (P4CR) and the port 4 function register (P4FC) must be set appropriately.

The specification of the spaces CS0 through CS5 is to be performed with a combination of base addresses (BAn, n=0 to 5) and mask addresses (MAn, n=0 to 5) using the base and mask address setting registers (BMA0 through BMA3).

Meanwhile, master enable, data bus width, the number of waits and the number of dummy cycles for each address space are specified in the chip selector and wait controller registers (B01CS, B23CS and B45CS).

A bus wait request pin (WAIT) is provided as an input pin to control the status of these settings.

9.1 Specifying Address Spaces

Spaces CS0 through CS5 are specified using the base and mask address setting registers (BMA0 through BMA5).

In each bus cycle, a comparison is made to see if each address on the bus is located in the space CS0 through CS5. If the result of a comparison is a match, it is considered that the designated CS space has been accessed. Then chip selector signals are output from pins CS0 through CS5. The operations specified by the chip selector and wait controller registers (B01CS, B23CS and B45CS) are executed (refer to "9.2 The Chip Selector and Wait Controller Register").

9.1.1 Base and Mask Address Setting Registers

Fig. 9.1.1 through Fig. 9.1.3 show base and mask address setting registers. For base addresses (BA0 through BA5), a start address in the space CS0 through CS5 is specified. In each bus cycle, the chip selector and wait controller compare values in their registers with addresses though those addresses with address bits masked by the mask address (MA0 through MA5) are not compared. The size of an address space is determined by the mask address setting.

(1) Base addresses

Base address BAn specifies the higher-order 16 bits (A31 through A16) of the start address. The lower-order 16 bits (A15 to A0) of the start address are always set to "0." Therefore, the start address begins with 0x0000_0000H and increases in 64 k byte units.

Fig. 9.1.4 shows the relationship between the start address and the BAn value.

(2) Mask addresses

Mask address (MAn) specifies which address bit value is to be compared. The address on the bus that corresponds to the bit for which "0" is written on the address mask MAn is to be included in address comparison to determine if the address is in the area of the CS0 to CS5 spaces. The bit in which "1" is written is not included in address comparison.

CS0 to CS5 spaces have different address bits that can be masked by MA0 to MA5. CS0 space and CS1 space: A29 through A14 CS2 space through CS5 space: A30 through A15

Base and mask address setting registers BMA0 (0xFFFF_E400H) ~BMA5 (0xFFFF_E41CH)

(Note) Make sure to write "0" for bits 10 through 15 for BMA0 and BMA1.

The size of both the CS0 and CS1 spaces can be a minimum of 16 KB to a maximum of 1 GB. The external address space of the TMP19A61 is 16 MB and so bits 10 through 15 must be set to "0" as addresses A24 through A29 are not masked.

Fig. 9.1.1 Base and Mask Address Setting Registers (BMA0, BMA1)

(Note) The size of both the CS2 and CS3 spaces can be a minimum of 32 KB to a maximum of 2 GB. The external address space of the TMP19A61 is 16 MB and so bits 9 through 15 must be set to "0" as addresses A24 through A30 are not masked.

Fig. 9.1.2 Base and Mask Address Setting Registers (BMA2, BMA3)

Fig. 9.1.3 Base and Mask Address Setting Registers (BMA4, BMA5)

Fig. 9.1.4 Start and Base Address Register Values

9.1.2 How to Define Start Addresses and Address Spaces

• To specify a space of 64 KB starting at 0xC000_0000 in the CS0 space, the base and mask address registers must be programmed as shown below.

Values to be set in the base and mask address registers (BMA0)

In the base address (BA0), specify "0xC000" that corresponds to higher 16 bits of a start address, while in the mask address (MA0), specify whether a comparison of addresses in the space A29 through A14 is to be made or not. Set bits 15 to 2 of the mask address (MA0) to "0" in order for a comparison of A31 and A30 to be made definitely and to ensure a comparison of A29 through A16. A comparison of A31 and A30 is always executed.

This setting allows A31 through A16 to be compared with the value specified as a start address and A15 through A0 are masked. Therefore, a space of 64 KB from 0xC000_0000 to $0xC000$ FFFF is designated as a CS0 space and the $\overline{CS0}$ signal is asserted if there is a match with an address on the bus.

• To specify a space of 1 MB starting at 0x1FD0_0000 in the CS2 space, the base and mask address registers must be programmed as shown below.

Values to be set in the base and mask address registers (BMA2)

In the base address (BA2), specify "0x1FD0" that corresponds to higher 16 bits of a start address, while in the mask address (MA2), specify whether a comparison of addresses in the space A30 through A15 is to be made or not. Set bits 15 to 5 of the mask address (MA2) to "0." in order for comparison of A31 to be made definitely and to ensure a comparison of A30 through A20. A comparison of A31 is always executed.

This setting allows A31 through A20 to be compared with the value specified as a start address. As A19 through A0 are masked, a space of 1 MB from 0x1FD0_0000 0x1FDF_FFFF is designated as a CS2 space.

After a reset, the CS0, CS1, and CS2 through CS5 spaces are disabled.

Table 9.1.1 shows the relationship between CS space and space sizes. If two or more address spaces are specified simultaneously, a space or spaces with a smaller space number will be selected by priority.

Example: 0xC000_0000 as a start address of the CS0 space with a space size of 16 KB 0xC000_0000 as a start address of the CS1 space with a space size of 64 KB

Size (Byte) CS space	16 K	32 K				64 K 128 K 256 K 512 K	1 M	2 M	4 M	8 M	16 M
CS ₀	Ο	\circ	\circ	О	\circ	О	O	\circ	\circ	O	Ο
CS ₁	O	O	\circ	O	O	O	O	∩	O	O	O
CS ₂		O	\circ	О	O	О	O	O	O	O	Ω
CS ₃		O	\circ	О	\circ	O	O	\circ	\circ	O	\circ
CS4		O	\circ	С	О	O	O		O	O	Ω
CS ₅		О	О		C	С	O			O	

Table 9.1.1 CS Space and Space Sizes

9.2 The Chip Selector and Wait Controller

Fig. 9.2.1 through Fig. 9.2.4 show the chip selector and wait controller registers. For each address space (spaces CS0 through CS5 and other address spaces), each chip selector and wait controller register (B01CS through B45CS) can be programmed to set master enable or disable, to select data bus width, to specify the number of waits and to insert dummy cycles.

If two or more address spaces are specified simultaneously, a space or spaces with a smaller space number will be selected by priority (priority order: CS0>CS1>CS2>CS3>CS4>CS5).

Fig. 9.2.1 Chip Selector and Wait Controller Registers 0, 1

TMP19A61 (rev1.0)-9-228

 $(0x$ FFFFE484)

Fig. 9.2.2 Chip Selector and Wait Controller Registers 2, 3

7 6 5 4 3 2 1 0

Fig. 9.2.3 Chip Selector and Wait Controller Registers 4, 5

A reset of the TMP19A61 allows the port 4 controller register (P4CR) and the port 4 function register (P4FC) to be cleared to "0," and the CS signal output is disabled. To output the CS signals, set the corresponding bits to "1" at the P4FC and the P4CR in that order.

The CS recovery time can be configured in any other areas than the CS setting areas, but CS signals will not be output.

9.2 Bus Control Register

Table 9.3 shows the bus control register. The bus control register is used for setting ALE width and WAIT sampling point.

		$\overline{7}$	6	5	$\overline{4}$	3	$\overline{2}$	$\mathbf{1}$	$\mathbf 0$			
BUSCR	bit Symbol				WAITSMP	ALESEL						
(0xFFFFE4C0)	Read/Write			R	R/W	R/W						
	After reset	$\mathbf 0$	$\pmb{0}$	$\pmb{0}$	$\mathsf 0$	$\mathsf 0$	$\mathbf 0$	$\pmb{0}$	$\mathbf{1}$			
	Function	"0" is read.						Multiplex bus				
							sampling	00: 1 cycle				
							point	01:2 cycles				
							10:3 cycles					
							0:2N	11: 4 cycles				
							$1: -$					
								Separate bus				
								00: 0 cycle				
								01: 1 cycle				
								10:2 cycles				
								$11:3$ cycles				
		15	14	13	12	11	10	9	8			
	bit Symbol	R										
	Read/Write After reset				$\mathbf 0$							
	Function	$\mathbf 0$	$\mathbf 0$	$\boldsymbol{0}$	$\mathbf 0$	0	$\mathbf 0$					
		"0" is read.										
		23	22	21	20	19	18	17	16			
	bit Symbol	$\mathsf R$										
	Read/Write											
	After reset	$\mathbf 0$	$\mathbf 0$	$\pmb{0}$	$\mathbf 0$	$\mathbf{0}$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$			
	Function	"0" is read.										
		31	30	29	28	27	26	25	24			
	bit Symbol											
	Read/Write	R										
	After reset	$\mathbf 0$	$\mathbf{0}$	$\mathbf 0$	$\mathbf 0$	$\mathbf{0}$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$			
	Function	"0" is read.										

Fig. 9.3 Bus Control Register

<ALESEL1:0>: Separate bus and multiplex bus require different settings for ALE width cycle.

<WAITSMP>: Number of WAIT input sampling point can be increased depending on operating frequency. However, TMP19A61 adopts 2N: fsys = 4MHz~54MHz.

10. DMA Controller (DMAC)

The TMP19A61 has a built-in 8-channel DMA Controller (DMAC).

10.1 Features

The DMAC of the TMP19A61 has the following features:

(1) DMA with 8 independent channels

(eight interrupt factors, 0: INTDMA0 through INTDMA7)

- (2) Two types of requests for bus control authority: With and without snoop requests Transfer requests: Internal requests (software initiated)/external requests (external interrupts, interrupt requests given by internal peripheral I/Os, and requests given by the DREQ pin) Requests given by the DREQ pin: Level mode
- (3) Transfer mode: Dual address mode
- (4) Transfer devices: Memory space transfer
- (5) Device size: 32-bit memory (8 or 16 bits can be specified using the CS/WAIT controller); I/O of 8, 16 or 32 bits
- (6) Address changes: Increase, decrease, fixed, irregular increase, irregular decrease
- (7) Channel priority: Fixed (in ascending order of channel numbers)
- (8) Endian switchover function

10.2 Configuration

10.2.1 Internal Connections of the TMP19A61

Fig. 10.1 shows the internal connections with the DMAC in the TMP19A61.

Fig. 10.1 DMAC Connections in the TMP19A61

he DMAC has eight DMA channels. Each of these channels handles the data transfer request signal (INTDREQn) from the interrupt controller and the acknowledgment signal (DACKn) generated in response to INTDREQn ("n" is a channel number from 0 to 7). External pins (DREQ3 and DREQ2) are internally wired to allow them to function as pin of the port Q. To use them as a pin of the port Q, they must be selected by setting the function control register PQFC to an appropriate setting.

Pins handle the data transfer request from external pins DREQ3 and DREQ2 and acknowledge signal output supplied through external pins, $\overline{DACK3}$ and $DACK2$. Channel 0 is given higher priority than channel 1. Channel 1 is given higher priority than channel 2. Channel 2 is given higher priority than channel 3. Subsequent channels are given priority in the same manner.

The TX19A processor core has a snoop function. Using the snoop function, the TX19A processor core opens the core's data bus to the DMAC, thus allowing the DMAC to access the internal ROM and RAM linked to the core. The DMAC is capable of determining whether or not to use this snoop function. For further information on the snoop function, refer to 10.2.3 "Snoop Function".

In the DMAC, bus control authority can be select from SREQ and GREQ depend on the use or nonuse of the snoop function. GREQ is a request for bus control authority if the DMAC does not use the snoop function, while SREQ is a request for bus control authority if the DMAC uses the snoop function. SREQ

is given higher priority than GREQ.

10.2.2 DMAC Internal Blocks

Fig. 10.2 shows the internal blocks of the DMAC.

Fig.10.2 DMAC Internal Blocks

10.2.3 Snoop Function

The TX19A processor core has a snoop function. If the snoop function is activated, the TX19A processor core opens the core's data bus to the DMAC and suspends its own operation until the DMAC withdraws a request for bus control authority. If the snoop function is enabled, the DMAC can access the internal RAM and ROM and therefore designate the RAM or ROM as a source or destination.

If the snoop function is not used, the DMAC cannot access the internal RAM or ROM. However, the G-Bus is opened to the DMAC. If the TX19A processor core attempts to access memory by way of the G-Bus, bus operations cannot be executed and, as a result, the pipeline stalls unless the DMAC accept a bus control release request.

(Note) If the snoop function is not used, the TX19A processor core does not open the data bus to the DMAC. If the data bus is closed and the internal RAM or ROM is designated as a DMAC source or destination, an acknowledgment signal will not be returned in response to a DMAC transfer bus cycle and, as a result, the bus will lock.

10.3 Registers

The DMAC has fifty-one 32-bit registers. Table 10.1 shows the register map of the DMAC.

Table 10.1 DMAC Registers 1

Table 10.2 DMAC Registers 2

10.3.1 DMA control register (DCR)

Fig. 10.3 DMA Control Register (DCR)

TMP19A61 (rev1.0)10-238

Ξ

- **(Note 1) If a write to the DCR register occurs during software reset right after the last round of DMA transfer is completed, the interrupt to stop DMA transfer is not canceled although the channel register is initialized.**
- **(Note 2) An attempt to execute a write (software reset) to the DCR register by DMA transfer is strictly prohibited.**

10.3.2 Channel Control Registers (CCRn)

Fig. 10.4 Channel Control Register (CCRn) (1/2)

TMP19A61 (rev1.0)10-241

Fig. 10.4 Channel Control Register (CCRn) (2/2)

(Note 1) The CCRn register setting must be completed before the DMAC is put into a standby mode.

(Note 2) When accessing the internal I/O or transferring data by DMA in response to the DREQ pin request, make sure that you set the transfer unit <TrSiz> size to be the same as the device port size <DPS>.

(Note 3) In executing memory-to-memory data transfer, a value set in DPS becomes invalid.

10.3.3 Request Select Register (RSR)

(Note) Make sure to write "0" to bits 0, 1 and 4 through 7 of the RSR register.

Fig. 10.5 DMA Control Register (RSR)

10.3.4 Channel Status Registers (CSRn)

Fig. 10.6 Channel Status Register (CSRn) (1/2)

Fig. 10.6 Channel Status Register (CSRn) (2/2)

10.3.5 Source Address Registers (SARn)

Fig. 10.7 Source Address Register (SARn)

10.3.6 Destination Address Register (DARn)

Fig. 10.8 Destination Address Register (DARn)

10.3.7 Byte Count Registers (BCRn)

Fig. 10.9 Byte Count Register (BCRn)

10.3.8 DMA Transfer Control Register (DTCRn)

Fig. 10.10 DMA transfer control register (DTCRn)

TMP19A61 (rev1.0)10-249

10.3.9 Data Holding Register (DHR)

Fig. 10.11 Data Holding Register (DHR)

10.4 Functions

The DMAC is a 32-bit DMA controller capable of transferring data in a system using the TX19A processor core at high speeds without routing data via the core.

10.4.1 Overview

(1) Source and destination

The DMAC handles data transferred within memory space. A device where the data is output is called a source device and a device where the data is input is called a destination device. The memory device can be designated as a source or destination device.

An interrupt factor can be attached to a transfer request to be sent to the DMAC. If an interrupt factor is generated, the interrupt controller (INTC) issues a request to the DMAC (the TX19A processor core is not notified of the interrupt request. For details, see description on Interrupts.). The request issued by the INTC is cleared by the DACKn signal. Therefore, a request made to the DMAC is cleared after completion of each data transfer (transfer of the amount of data specified by TrSiz) if a single transfer is designated to select a transfer type (SIO BIT). On the other hand, the DACKn signal is asserted only when the number of bytes transferred (value set in the BCRn register) becomes "0" at a continuous transfer. Therefore, one transfer request allows data to be transferred successively without a pause.

For example, if data is transferred between an internal I/O and the internal (external) memory of the TMP19A61, a request made by the internal I/O to the DMAC is cleared after completion of each data transfer. The transfer operation is always put in a standby mode for the next transfer request unless the number of bytes transferred (value set in the BCRn register) becomes "0." Therefore, the DMA transfer operation continues until the value of the BCRn register becomes "0."

(2) Bus control arbitration (bus arbitration)

In response to a transfer request made inside the DMAC, the DMAC requests the TX19A processor core to arbitrate bus control authority. When a response signal is returned from the core, the DMAC acquires bus control authority and executes a data transfer bus cycle.

In acquiring bus control for the DMAC, use or nonuse of the data bus of the TX19A processor core can be specified; specifically either snoop mode or non-snoop mode can be specified for each channel by using bit 11 (SReq) of the CCRn register.

There are cases in which the TX19A processor core requests the release of bus control authority. Whether or not to respond to this request can be specified for each channel by using the bit 10 (RelEn) of the CCRn register. However, this function can only be used in non-snoop mode (GREQ). In snoop mode (SREQ), the TX19A processor core cannot request the release of bus control; therefore this function cannot be used.

When there are no more transfer requests, the DMAC releases the bus control.

(Note 1) Do not bring the TX19A to a halt when the DMAC is in operation.

(Note 2) Stop the DMAC before putting the TX19A into IDLE (doze) mode while snoop function is active.
(3) Transfer request modes

Two transfer request modes are used for the DMAC: an internal transfer request mode and an external transfer request mode.

In the internal transfer request mode, a transfer request is generated inside the DMAC. Setting a start bit (Str bit of the channel control register CCRn) in the internal register of the DMAC to "1" generates a transfer request, and the DMAC starts to transfer data.

In the external transfer request mode, after a start bit is set to "1," a transfer request is generated when a transfer request signal INTDREQn output by the INTC is input, or when a transfer request signal DREQn output by an external device is input. For the DMAC, two modes are provided: the level mode in which a transfer request is generated when the "L" level of the INTDREQn signal is detected and a mode in which a transfer request is generated when the falling edge or "L" level of the DREQn signal is detected.

(4) Address mode

The DMAC of the TMP19A61 provides only one address mode, a dual address mode. A single address mode is not available. In the dual address mode, data can be transferred within memory space. Source and destination device addresses are output by the DMAC. To access an I/O device, the DMAC asserts the DACKn signal. In the dual address mode, two bus operations, a read and a write, are executed. Data that is read from a source device for transfer is first put into the data holding register (DHR) inside the DMAC and then written to a destination device.

(5) Channel operation

The DMAC has eight channels (channels 0 through 7). A channel is activated and put into a standby mode by setting a start (Str) bit in the channel control register (CCRn) to "1."

If a transfer request is generated when a channel is in a standby mode, the DMAC acquires bus control authority and transfers data. If there is no transfer request, the DMAC releases bus control authority and goes into a standby mode. If data transfer has been completed, a channel is put in an idle state. Data transfer is completed either normally or abnormally (e.g. error occurrence). An interrupt signal can be generated upon completion of data transfer.

Fig. 10.12 shows the state transitions of channel operation.

Fig. 10.12 Channel Operation State Transition

(6) Combinations of transfer modes

The DMAC can transfer data by combining each transfer mode as follows:

(7) Address changes

Address changes are broadly classified into three types: increases, decreases and fixed. The type of address change can be specified for each source and destination address by using SAC and DAC in the CCRn register. If a single transfer is selected as a source or destination device, SAC or DAC in the CCRn register must be set to "fixed".

If address increase or decrease is selected, the bit position for counting can be specified using SACM for the source address or DACM for the destination address in the DTCRn register. To specify the bit position for counting a source address, any of the bits 0, 4, 8, 12 and 16 can be specified as the bit position for address counting. If 0 is selected, an address increases or decreases as per normal. By selecting bits 4, 8, 12 or 16, it is possible to increase or decrease an address irregularly.

Examples of address changes are shown below.

Example 1: Monotonic increase for a source device and irregular increase for a destination device

 SAC: Address increase DAC: Address increase TrSiz: Transfer unit 32 bits Source address: 0xA000_1000 Destination address: 0xB000_0000 SACM: $000 \rightarrow$ counting to begin from bit 0 of the address counter DACM: 001 \rightarrow counting to begin from bit 4 of the address counter Source Destination

 1st 0xA000_1000 0xB000_0000 2nd 0xA000_1004 0xB000_0010 3rd 0xA000_1008 0xB000_0020 4th 0xA000_100C 0xB000_0030

- - - - - - - - - - - - -

Example 2: Irregular decrease for a source device and monotonic decrease for a destination device

 SAC: Address decrease DAC: Address decrease TrSiz: Transfer unit 16 bits Source address: initial value 0xA000_1000 Destination address: 0xB000_0000 SACM: 010 \rightarrow counting to begin from bit 8 of the address counter DACM: 000 \rightarrow counting to begin from bit 0 of the address counter Source Destination 1st 0xA000_1000 0xB000_0000 2nd 0x9FFF_FF00 0xAFFF_FFFE 3rd 0x9FFF_FE00 0xAFFF_FFFC

4th 0x9FFF_FD00 0xAFFF_FFFA

- - - - - - - - - - - -

10.4.2 Transfer Request

For the DMAC to transfer data, a transfer request must be issued to the DMAC. There are two types of transfer request: an internal transfer request and an external transfer request. Either of these transfer requests can be selected and specified for each channel.

Whichever is selected, the DMAC acquires the bus control authority and starts to transfer data if the transfer request is generated after the start of channel operation.

Internal transfer request

A transfer request is generated immediately if the Str bit of CCR is set to "1" when the ExR bit of CCRn is "0". This transfer request is called an internal transfer request.

The internal transfer request is valid until the channel operation is completed. Therefore, data can be transferred continuously unless transition to a channel with higher priority or transition of the bus control authority to a bus master with higher priority occurs.

Continuous transfer is only available with internal transfer request.

External transfer request

Setting the Str bit of CCR to "1" allows a channel to go into a standby mode if the ExR bit of CCRn is "1". The INTC or an external device generates the INTDREQn or DREQn signal for this channel to notify the DMAC of a transfer request, and then a transfer request is generated. This transfer request is called an external transfer request and is used for the continuous or single transfers.

The TMP19A61 recognizes the transfer request signal by detecting the "L" level of the INTDREQn signal or by detecting the falling edge or "L" level of the DREQn signal.

The unit of data to be transferred in response to one transfer request is specified in the TrSiz field of CCRn. 32, 16 or 8 bits can be selected.

See the next page for the detailed descriptions on transfer requests using INTDREQn and DREQn .

 \odot A transfer request made by the interrupt controller (INTC)

The DACKn signal can clear a transfer request made by the interrupt controller. This DACKn signal is asserted only if a bus cycle for a single transfer or the number of bytes (value set in the BCRn register) transferred at continuous transfer becomes "0." Therefore, at the single transfer, the amount of data specified by TrSiz is transferred only once because INTDREQn is cleared upon completion of one data transfer from one transfer request. On the other hand, at the continuous transfer, it can be transferred successively in response to a transfer request because INTDREQn is not cleared until the number of bytes transferred (value set in the BCRn register) becomes "0."

Note that there is a possibility that the DMA transfer might be executed once after the interrupt is cleared depending on the timing if the DMAC acknowledges an interrupt set in INTDREQn and this interrupt is cleared by the INTC before the DMA transfer begins.

d A transfer request made by an external device

External pins (DREQ3 and DREQ2) are internally wired to allow them to function as pin of the port Q. These pins can be selected by setting the function control register PQFC to an appropriate setting.

In the edge mode, the DREQn signal must be negated and then asserted for each transfer request to create an effective edge. In the level mode, however, successive transfer requests can be recognized by maintaining an effective level. At continuous transfer, only the "L" level mode can be used. At single transfer, only the falling edge mode can be used.

Level mode

In the level mode, the DMAC detects the "L" level of the DREQn signal upon the rising of the internal system clock. If it detects the "L" level of the DREQn signal when a channel is in a standby mode, it goes into transfer mode and starts to transfer data. To use the DREQn signal at an active level, the PosE bit (bit 13) of the CCRn register must be set to "0." The DACKn signal is active at the "L" level, as in the case of the DREQn signal.

If an external circuit asserts the DREQn signal, the DREQn signal must be maintained at the "L" level until the DACKn signal is asserted. If the DREQn signal is negated before the DACKn signal is asserted, a transfer request may not be recognized.

If the DREQn signal is not at the "L" level, the DMAC judges that there is no transfer request, and starts a transfer operation for other channels or releases bus the control authority and goes into a standby mode.

The unit of a transfer request is specified in the TrSiz field (bit3:2>) of the CCRn register.

Edge mode

In the edge mode, the DMAC detects the falling edge of the DREQn signal. If it detects the falling edge of the DREQn signal upon the rising of the internal system clock (the case in which the "L" level is detected upon the rising of the system clock although it was not detected upon the rising of the previous system clock) when a channel is in a standby mode, it judges that there is a transfer request, goes into transfer mode, and starts a transfer operation. To detect the falling edge of the DREQn signal, the PosE bit (bit 13) of the CCRn register must be set to "0," and the Lev bit (bit 12) must also be set to "0." The DACKn signal is active at the "L" level.

If the falling edge of the DREQn signal is detected after the DACKn signal is asserted, the next data is transferred without a pause.

If there is no falling edge of the DREQn signal after the DACKn signal is asserted, the DMAC judges that there is no transfer request, and starts a transfer operation for other channels or goes into a standby mode after releasing bus control authority.

The unit of a transfer request is specified in the TrSiz field (<bit3:2>) of the CCRn register.

Fig. 10.14 Transfer Request Timing (Edge Mode)

10.4.3 Address Mode

In the address mode, you can specify whether the DMAC executes data transfers by outputting addresses to both source and destination devices or it does by outputting addresses to either a source device or a destination device. The former is called as the dual address mode, and the latter is called as the single address mode. For TMP19A61, only the dual address mode is available.

In the dual address mode, the DMAC first performs a read of the source device by storing the data output by the source device in one of its registers (DHR). It then executes a write on the destination device by writing the stored data to the device, thereby completing the data transfer.

Fig. 10.15 Basic Concept of Data Transfer in the Dual Address Mode

The unit of data to be transferred by the DMAC is the amount of data (32, 16 or 8 bits) specified in the TrSiz field of the CCRn. One unit of data is transferred each time a transfer request is acknowledged.

In the dual address mode, the unit of data is read from the source device, put into the DHR and written to the destination device.

Access to memory takes place when the specified unit of data is transferred. If access to external memory takes place, 16-bit access takes place twice if the unit of data is set to 32 bits and the bus width set in the CS wait controller is 16 bits. Likewise, if the unit of data is set to 32 bits and the bus width set in the CS wait controller is 8 bits, 8-bit access takes place four times.

10.4.4 Channel Operation

A channel is activated if the Str bit of the CCRn in each channel is set to "1." If a channel is activated, an activation check is conducted and the channel is put into a standby mode if no error is detected.

The DMAC acquires bus control authority and starts to transfer data if a transfer request is generated when a channel is in a standby mode.

Channel operation is completed either normally or abnormally (e.g. occurrence of an error). One of the conditions is indicated to the CSRn.

Start of channel operation

A channel is activated if the Str bit of the CCRn is set to "1".

When a channel is activated, a configuration error check is conducted and the channel is put into a standby mode if no error is detected. If an error is detected, the channel is gone into the abnormal completion. When a channel goes into a standby mode, the Act bit of the CSRn of that channel becomes "1".

A transfer request is generated immediately if a channel is programmed to start operation in response to an internal transfer request. Then the DMAC acquires bus control authority and starts to transfer data. The DMAC acquires bus control authority after INTDREQn or DREQn is asserted and starts to transfer data if a channel is programmed to start operation in response to an external transfer request.

Completion of channel operation

A channel completes operation either normally or abnormally and one of these states is indicated to the CSRn.

Channel operation does not start and the completion of operation is considered to be abnormal completion if "1" is set to the Str bit of the CCRn register when the NC or AbC bit of the CSRn register is "1,"

Normal completion

Channel operation is considered to have been completed normally in the case shown below. For the normally completed channel operation, it needs to be completed after the transfer of a unit of data (value specified in the TrSiz field of CCRn) is completed successfully.

When the contents of BCRn become 0 and data transfer is completed.

Abnormal completion

Cases of abnormal completion of DMAC operation are as follows:

• Completion due to a configuration error

A configuration error occurs if there is a mistake in the DMA transfer setting. Because a configuration error occurs before data transfer begins, values specified in SARn, DARn and BCRn remain the same as when they were initially specified. If channel operation is completed abnormally due to a configuration error, the AbC bit of the CSRn is set to "1" along with the Conf bit. Causes of a configuration error are as follows:

- − Both SIO and DIO were set to "1."
- − The Str bit of CCRn was set to "1" when the NC bit or AbC bit of CSRn was "1."
- − A value that is not an integer multiple of the unit of data was set for BCRn.
- − A value that is not an integer multiple of the unit of data was set for SARn or DARn.

−A prohibited combination of a device port size and a unit of data to be transferred were set.

− The Str bit of CCRn was set to "1" when the BCRn value was "0."

• Completion due to a bus error

If the DMAC operation has been completed abnormally due to a bus error, the AbC bit of CSRn is set to "1" and the BES or BED bit of CSRn is set to "1."

− A bus error was detected during data transfer.

(Note) If the DMAC operation has been completed abnormally due to a bus error, BCR, SAR and DAR values cannot be guaranteed. If a bus error persists, refer to 21. "List of Functional Registers" appears later in this document.

10.4.5 Order of Priority of Channels

Concerning the eight channels of the DMAC, the smaller the channel number assigned to each channel, the higher the priority. If a transfer request is generated to channels 0 and 1 simultaneously, a transfer request for channel 0 is processed with higher priority and the transfer operation is performed accordingly. When the transfer request for channel 0 is cleared, the transfer operation for channel 1 is performed if the transfer request still exists (an internal transfer request is retained if it is not cleared. The interrupt controller retains an external transfer request if the active state for an interrupt request assigned to DMA requests in the interrupt controller is set to edge mode. However, the interrupt controller does not retain an external transfer request if the active state is set to level mode. If the active state for an interrupt request assigned to DMA requests in the interrupt controller is set to level mode, it is necessary to continue asserting the interrupt request signal).

If a transfer request is generated when data is being transferred through channel 1, a channel transition occurs at channel 0, that is, data transfer through channel 1 is temporarily suspended and data transfer through channel 0 is started. When the transfer request for channel 0 is cleared, data transfer through channel 1 resumes.

Channel transitions occur upon the completion of data transfers (when the writing of all data in the DHR has been completed).

Interrupts

Upon completion of a channel operation, the DMAC can generate interrupt requests (INTDMAn: DMA transfer completion interrupt) to the TX19A processor core with two types of interrupts available: a normal completion interrupt and an abnormal completion interrupt.

INTDMA0: 0ch, INTDMA1: 1ch, INTDMA1: 2ch, INTDMA1: 3ch

• Normal completion interrupt

If a channel operation is completed normally, the NC bit of CSRn is set to "1." If a normal completion interrupt is authorized for the NIEn bit of the CCRn, the DMAC requests the TX19A processor core to authorize an interrupt.

• Abnormal completion interrupt

If a channel operation is completed abnormally, the AbC bit of CSRn is set to "1." If an abnormal completion interrupt is authorized for the AbIEn bit of the CCRn, the DMAC requests the TX19A processor core to authorize an interrupt.

10.5 DREQFLG Register

19A61 newly adds the DREQFLG register that can monitor and clear DMAC transfer request.

 7 6 5 4 3 2 1 0 bit Symbol DREQC h7 DREQC h6 DREQCh 5 DREQCh4 DREQC h3 **DREQCh** \mathfrak{p} DREQCh 1 DREQCh0 Read/ **Write** R/W | R/W | R/W | R/W | R/W | R/W | R/W After reset 1 | 1 | 1 | 1 | 1 | 1 | 1 Function DREQ monitoring/ clearing control When reading 0: With DREQ input 1: No DREQ input When writing 0: Data invalid 1: Clears DREQ DREQFLG (0xFFFF_E064)

When reading: "0" With DREQ input

"1" No DREQ input (default setting after reset)

When writing: "1" Clears DREQ.

"0" Data invalid

Writing "1" to the DREQFLG register can clear a DMAC transfer request.

(Note) If a DMAC transfer request is cleared by DREQFLG in level detection, another DMAC transfer request is generated in the next clock, as is the case with INTCLR. To avoid another DMAC transfer request, set the interrupt level inactive before clearing DREQ or clear the dmdata bit of the IMC register (inactivate

DMAC) .

10.6 Timing Diagrams

DMAC operations are synchronous to the rising edges of the internal system clock.

10.6.1 Dual Address Mode

• Continuous transfer

Fig. 10.16 shows an example of the timing with which 16-bit data is transferred from one external memory (16-bit width) to another (16-bit width). Data is actually transferred successively until BCRn becomes "0."

• Single transfer (1)

Fig. 10.17 shows an example of the timing if the unit of data to be transferred is set to 16 bits and the device port size is set to 16 bits.

Fig. 10.17 Dual address mode (single transfer)

• Single transfer (2)

Fig. 10.18 shows an example of the single transfer timing if the unit of data to be transferred is set to 16 bits and the device port size is set to 16 bits.

Fig. 10.18 Dual address mode (single transfer)

10.6.2 DREQn-Initiated Transfer Mode

• Data transfer from internal RAM to external memory (multiplexed bus, 5-wait insertion, level mode)

Fig. 10.19 shows two timing cycles in which 16-bit data is transferred twice from internal RAM to external memory (16-bit width).

Fig. 10.19 Level Mode (from Internal RAM to External Memory)

• Data transfer from external memory to internal RAM (multiplexed bus, 5-wait insertion, level mode)

Fig. 10.20 shows two timing cycles in which 16-bit data is transferred twice from external memory (16-bit width) to internal RAM.

Fig. 10-20 Level Mode (from External Memory to Internal RAM)

• Data transfer from internal RAM to external memory (separate bus, 5-wait insertion, level mode)

Fig. 10.21 shows two timing cycles in which 16-bit data is transferred twice from internal RAM to external memory (16-bit width).

Fig. 10.21 Level Mode (Internal RAM to External Memory)

• Data transfer from external memory to internal RAM (separate bus, 5-wait insertion, level mode)

Fig. 10.22 shows two timing cycles in which 16-bit data is transferred twice from external memory (16-bit width) to internal RAM.

Internal system clock <u>Puncting</u>	\leftarrow (7+ α) clock	5 waits		
DREQn				
DACKn				
A [23:0]		Add		
A [15:0]		Data	Data	
\overline{RD}				
WR				
HWR				
$\overline{\text{CSn}}$				
R/\sqrt{W}				

Fig. 10.22 Level Mode (from External Memory to Internal RAM)

• Data transfer from internal RAM to external memory (multiplexed bus, 5-wait insertion, edge mode)

Fig. 10.23 shows one timing cycle in which 16-bit data is transferred once from internal RAM to external memory (16-bit width).

Fig. 10.23 Edge Mode (from Internal RAM to External Memory)

• Data transfer from external memory to internal RAM (multiplexed bus, 5-wait insertion, edge mode)

Fig. 10.24 shows one timing cycle in which 16-bit data is transferred once from external memory (16-bit width) to internal RAM.

Fig. 10.24 Edge Mode (from External Memory Internal RAM)

• Data transfer from internal RAM to external memory (separate bus, 5-wait insertion, edge mode)

Fig. 10.25 shows one timing cycle in which 16-bit data is transferred once from internal RAM to external memory (16-bit width).

Fig. 10.25 Edge Mode (from Internal RAM to External Memory)

• Data transfer from external memory to internal RAM (separate bus, 5-wait insertion, edge mode)

Fig. 10.26 shows one timing cycle in which 16-bit data is transferred once from external memory (16-bit width) to internal RAM.

Fig. 10.26 Edge Mode (from External Memory Internal RAM)

10.7 Case of Data Transfer

The settings described below relate to a case in which serial data received (SCnBUF) is transferred to the internal RAM by DMA transfer. DMA (ch.0) is used to transfer data. The DMA0 is activated by a receive interrupt generated by SIO1.

< DMA setting >

- Channel used: 0
- Source address: SC1BUF
- Destination: (Physical address) 0xFFFF_9800
- Number of bytes transferred: 256 byte

< Serial channel setting >

- Data length 8 bits: UART
- Serial channel: ch1
- Transfer rate: 9600bps

<SIO ch.1 setting >

<DMA0 setting>

(Contents) 31 27 23 19

$$
\begin{array}{cccccccc}\n\text{[SOLUTION]} & \quad \text{F} & \quad \text{F}
$$

0 1 0 1 1 x 1 1 x 0 0 0 1 1 1 1

11. 16-bit Timer/Event Counters (TMRBs)

Each of the thirty-six channels (TMRB00 through TMRB23) has a multi-functional 16-bit timer/event counter. TMRBs operate in the following four operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable square-wave output (PPG) mode
- Two-phase pulse input counter mode (quad/normal-speed, TMRB0C and TMRB12 only).

The use of the capture function allows TMRBs to operate in three other modes:

- Frequency measurement mode
- Pulse width measurement mode
- Time difference measurement mode

Each channel consists of a 16-bit up-counter, two 16-bit timer registers (one of which is double-buffered), two 16-bit capture registers, two comparators, a capture input control, a timer flip-flop and its associated control circuit. Timer operation modes and the timer flip-flop are controlled by a register.

Each channel (TMRB00∼TMRB23) functions independently and the channels operate in the same way, except for the differences in their specifications as shown in Table 11.1 and the two-phase pulse count function. Therefore, the operational descriptions here are only for TMRB14 and for the two-phase pulse count function (TMRB0C, TMRB12).

Table 11.1 Differences in the Specifications of TMRB Modules (1/5)

Table 11.1 Differences in the Specifications of TMRB Modules (2/5)

Table 11.1 Differences in the Specifications of TMRB Modules (3/5)

Table 11.1 Differences in the Specifications of TMRB Modules (4/5)

Table 11.1 Differences in the Specifications of TMRB Modules (5/5)

11.1 Block Diagram of Each Channel

(Note) TMRB0 through TMRB7 have no input pins for external clock or capture trigger.

Fig. 11.1.1 TMRB14 Block Diagram (Same for Channels 15 through 1A)

Fig. 11.1.2 TMRB00 (same for channels 01 through 13 and 1B through 23) Block Diagram

11.2 Description of Operations for Each Circuit

11.2.1 Prescaler

There is a 5-bit prescaler for acquiring the TMRB14 clock source. The prescaler input clock φT0 is fperiph/2, fperiph/4, fperiph/8 or fperiph/16 selected by SYSCR0<PRCK1:0> in the CG. The peripheral clock, fperiph, is either fgear, a clock selected by SYSCR1<FPSEL> in the CG, or fc, which is a clock before it is divided by the clock gear.

The operation or the stoppage of a prescaler is set with TB14RUN<TB14PRUN> where writing "1" starts counting and writing "0" clears and stops counting. Table 11.2.1 shows prescaler output clock resolutions.

- **(Note 1) The prescaler output clock** φ**Tn must be selected so that** φ**Tn<fsys/2 is satisfied (so that** φ**Tn is slower than fsys/2).**
- **(Note 2) Do not change the clock gear while the timer is operating.**
- **(Note 3) "-" denotes a setting prohibited.**

Table 11.2.1 Prescaler Output Clock Resolutions @fc = 54MHz

11.2.2 Up-counter (UC0) and Up-counter Capture Registers (TBxxUCL, TBxxUCH)

This is the 16-bit binary counter that counts up in response to the input clock specified by TBxxMOD<TB0CLK1:0>.

UC0 input clock can be selected from either three types - φT1, φT4 and φT16 - of prescaler output clock or the external clock of the TBxxIN0 pin. For UC0, start, stop and clear are specified by TB0RUN<TB0RUN> and if UC0 matches the TBxxRG1H / L timer register, it is cleared to "0" provided the setting is "clear enable." Clear enable/disable is specified by TBxxMOD<TB0CLE>.

If the setting is "clear disable," the counter operates as a free-running counter.

The current count value of the UC0 can be captured by reading the TBxxUCL andTBxxUCH registers.

(Note) Make sure that reading is performed in the order of low-order bits followed by high-order bits.

If UC0 overflow occurs, the INTTBxx overflow interrupt is generated.

TMRB0C has the two-phase pulse input count function. The two-phase pulse count mode is activated by TB0CRUN<TB0CUDCE>. This counter serves as the up-down counter, and is initialized to 0x7FFF. If a counter overflow occurs, the initial value 0x0000 is reloaded. If a counter underflow occurs, the initial value 0xFFFF count is reloaded. When the two-phase pulse count mode is not active, the counter counts up only.

11.2.3 Timer Registers (TBxxRG0H/L, TBxxRG1H/L)

These are 16-bit registers for specifying counter values and two registers are built into each channel. If a value set on this timer register matches that on a UC0 up-counter, the match detection signal of the comparator becomes active.

To write data to the TBxxRG0H/L and TBxxRG1H/L timer registers, either a 2-byte data transfer instruction or a 1-byte data transfer instruction written twice in the order of low-order 8 bits followed by high-order 8 bits can be used.

TBxxRG0 of this timer register is paired with register buffer 0 - a double-buffered configuration. TBxxRG0 uses TBxxRUN<TB0RDE> to control the enabling/disabling of double buffering. If <TB0RDE> = "0," double buffering is disabled and if <TB0RDE> = "1," it is enabled. If double buffering is enabled, data is transferred from register buffer 0 to the TBxxRG0 timer register when there is a match between UC0 and TBxxRG1.

The values of TBxxRG0 and TBxxRG1 become undefined after a reset; therefore it is necessary to write data to them beforehand in case of using a 16-bit timer. A reset initializes TB0RUN <TB0RDE> to "0" and sets double buffering to "disable." To use double buffering, write data to the timer register, set <TB0RDE> to "1" and then write the following data to the register buffers.

TBxxRG0 and the register buffers are assigned to the same address: 0xFFFF_FxxA/0xFFFF_FxxB. If <TB0RDE> = "0," the same value is written to TBxxRG0 and each register buffer; if <TB0RDE> = "1," the value is only written to each register buffer. To write an initial value to the timer register, therefore, the register buffers must be set to "disable."

11.2.4 Capture Registers (TBxxCP0H/L, TBxxCP1H/L)

These are 16-bit registers for latching values from the UC0 up-counter. The data in the capture register must be read out in the order of low-order bits followed by high-order bits by using the 1 byte data transfer instruction twice.

(Do not read out the data while executing 2 bytes transfer instruction.)

11.2.5 Capture

This is a circuit that controls the timing of latching values from the UC0 up-counter into the TBxxCP0 and TBxxCP1 capture registers. The timing with which to latch data is specified by TBxxMOD<TB0CPM1:0>.

Software can also be used to import values from the UC0 up-counter into the capture register; specifically, UC0 values are taken into the TBxxCP0 capture register each time "0" is written to TBxxMOD<TB0CP0>. To use this capability, the prescaler must be running (TBxxRUN<TB0PRUN> ="1").

In the two-phase pulse count mode (for the TMRB0C), the counter value is captured by using software.

- **(Note 1) Although a read of low-order 8 bits in the capture register suspends the capture operation, it is resumed by successively reading high-order 8 bits.**
- **(Note 2) If the timer stops after a read of low-order 8 bits, the capture operation remains suspended even after the timer restarts. Please do not stop the timer after a read of low-order 8 bits.**

11.2.6 Comparators (CP0, CP1)

These are 16-bit comparators for detecting a match by comparing set values of the UC0 up-counter with set values of the TBxxRG0 and TBxxRG1 timer registers. If a match is detected, INTTB0 is generated.

11.2.7 Timer Flip-flop (TBxxFF0)

The timer flip-flop (TBxxFF0) is reversed by a match signal from the comparator and a latch signal to the capture registers. It can be enabled or disabled to reverse by setting the TBxxFFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>.

The value of TBxxFF0 becomes undefined after a reset. The flip-flop can be reversed by writing "00" to TB0FFCR<TB0FF0C1:0>. It can be set to "1" by writing "01," and can be cleared to "0" by writing "10."

The value of TBxxFF0 can be output to the timer output pin, TBxxOUT (shared with a port). To enable timer output, the port related registers PxCR and PxFC1 must be programmed beforehand.

11.3 Register Description

TMRBn RUN register ($n=00 \sim 23$, except for 0C and 12)

<TBnRUN>: Controls the TMRBn count operation.

<TBnPRUN>:Controls the TMRBn prescaler operation.

<I2TBn>:Controls the operation in the IDLE mode.

<TBnWBUF>:Controls enabling/disabling of double buffering.

TMRB0C RUN register

<TB0CRUN>:Controls the TMRB0C count operation.

<TB0CPRUN>:Controls the TMRB0C prescaler operation.

<I2TBA>:Controls the operation in the IDLE mode.

<TB0CUDCE>:Controls enabling/disabling of the two-phase pulse input count operation.

Enable: The counter counts up and counts down.

Disable: This is the normal timer mode and the counter counts up only.

<UD0CCK>:Selects the two-phase pulse input sampling clock.

<TB0CRDE>:Controls enabling/disabling of double buffering.

TBnCR $(0x$ FFFF Fx x 1)									
	Bit symbol	TBnEN							
	Read/Write	R/W	R/W	R	R	R	R	R	R
	After reset						n		O
		TMRBn	Write "0".	This can	This can	This can be This can		This can	This can
	Function	operation				be read as I be read as Iread as "0". I be read as I be read as I be read as			
		0: Disable		"0".	"0".		"ዐ"	"О".	"0".
		1: Enable							

TMRBn control register $n=00 \sim 23$

TBnEN : Specifies the TMRB operation. When the operation is disabled, no clock is supplied to the other registers in the TMRB module. This can reduce power consumption. (This disables reading from and writing to the other registers.) To use the TMRB, enable the TMRB operation (set to "1") before programming each register in the TMRB module. If the TMRB operation is executed and then disabled, the settings will be maintained in each register.

TBnCLK1:0 : Selects the TMRBn timer count clock.

TBnCLE : Clears and controls the TMRBn up-counter.

- "0" : Disables clearing of the up-counter.
- "1" : Clears up-counter if there is a match with timer register 1 (TBnRG1).

TBnCPM1:0 : Specifies TMRBn capture timing.

- "00" : Capture disable
- "01" :Takes count values into capture register 0 (TBnCP0) upon rising of TBnIN0 pin input. Takes count values into capture register 1 (TBnCP1) upon rising of TBnIN1 pin input.
- "10" :Takes count values into capture register 0 (TBnCP0) upon rising of TBnIN0 pin input. Takes count values into capture register 1 (TBnCP1) upon falling of TBnIN0 pin input.
- "11" :Takes count values into capture register 0 (TBnCP0) upon rising of timer output for capture trigger (CAPTRG) and into capture register 1 (TBnCP1) upon falling of CAPTRG (**CAPTRG for TMRB08 ~ 0F: TB1OUT, for TMRB10 ~ 13: TB2OUT**).

<TBnCP0>:Captures count values by software and takes them into capture register 0 (TBnCP0).

<TBnRSWR>: Controls writing timing to timer registers 0 and 1 when using double buffer.

"0":Writing to the timer registers 0 and 1 is enabled individually if either of them is ready to be written.

"1":Writing to the timer registers 0 and 1 is enabled only when both are ready to be written.

(**Note) The value read from bit 5 of TBnMOD is "1".**

TMRBn mode register

<TBnCLK1:0>: Selects the TMRBn timer count clock.

<TBnCLE>: Clears and controls the TMRBn up-counter.

"0" : Disables clearing of the up-counter.

"1" : Clears up-counter if there is a match with timer register 1 (TBnRG1).

<TBnCPM1:0>: Specifies TMRBn capture timing.

"00" : Capture disable

"01": Takes count values into capture register 0 (TBnCP0) upon the rising of TBnIN0 pin input. Takes count values into capture register 1 (TBnCP1) upon the rising of TBnIN1 pin input.

"10": Takes count values into capture register 0 (TBnCP0) upon the rising of TBnIN0 pin input. Takes count values into capture register 1 (TBnCP1) upon the falling of TBnIN0 pin input.

"11": Takes count values into capture register 0 (TBnCP0) upon the rising of timer output for capture trigger (CAPTRG) and into capture register 1 (TBnCP1) upon the falling of CAPTRG (**CAPTRG for TMRB08 ~ 0F: TB1OUT, for TMRB10 ~ 13: TB2OUT**).

<TBnCP0>: Captures count values by software and takes them into capture register 0 (TBnCP0).

TMRBn flip-flop control register $n=14 \sim 1A$

<TBnFF0C1:0>: Controls the timer flip-flop.

Ī

"00" : Reverses the value of TBnFF0 (reverse by using software).

"01" : Sets TBnFF0 to "1."

"10" : Clears TBnFF0 to "0."

"11":Don't care

(Note) This is always read as "11."

<TBnE1:0>: Reverses the timer flip-flop when the up-counter matches the timer register 0,1 (TBnRG0,1).

<TBnC1:0>: Reverses the timer flip-flop when the up-counter value is taken into the capture register 0,1 (TBnCP0,1).

(Note) Do not change the setting of TBnMOD and TBn**FFCR registers while timer is in operation (TB0RUN="H").**

TMRBn status registers (1)

<INTTBn0>: Interrupt generated if there is a match with timer register 0 (TBnRG0) <INTTBn1>: Interrupt generated if there is a match with timer register 1 (TBnRG1) <INTTBOFn>: Interrupt generated if an up-counter overflow occurs

(Note) If any interrupt is generated, the flag that corresponds to the interrupt is set to TBnST and the generation of interrupt is notified to INTC. The flag is cleared by reading the TBnST register.

TMRB0C status registers (2) c **When TB0CRUN**<**TBAUDCE**> = **0: Normal timer mode** 7 6 5 4 3 2 1 0 Bit symbol $\|\n\|$ $\|\n\|$ $\|\n\|$ $\|\n\|$ $\|\n\|$ $\|\n\|$ $\|\n\|$ interported by $\|\n\|$ C INTTBC1 INTTBC0 Read/Write R R R R R R R After reset 0 0 0 0 Function This can be read as "0". not generated 1: Interrupt generated 0: Interrupt not generated : Interrupt generated 0: Interrupt not generated 1: Interrupt generated TB0CST (0xFFFF_F2C4)

INTTBC0>: Interrupt generated if there is a match with timer register 0 (TB0CRG0) <INTTBC1>: Interrupt generated if there is a match with timer register 1 (TB0CRG1) <INTTBOFC>: Interrupt generated if an up-counter overflow occurs

d **When TB0CRUN**<**TBAUDCE**> = **1: Two-phase pulse input count mode**

<INTTBOVFC>: Interrupt generated if an up-and-down counter overflow occurs <INTTBUDFC>: Interrupt generated if an up-and-down counter underflow occurs <INTTBUDC>: Interrupt generated if an up- or down-count occurs

(Note) If any interrupt is generated, the flag that corresponds to the interrupt is set to TB0CST and the generation of interrupt is notified to INTC. The flag is cleared by reading the TB0CST register.

TBnIM mask registers

TBnIM mask registers $n=00 \sim 23$, except for 0C and 12

<TBIMOFn>: Masks an over-flow interrupt.

<TBIMn1>: Masks an interrupt if there is a match between timer register 1 and counter value.

<TBIMn0>: Masks an interrupt if there is a match between timer register 0 and counter value.

TBnRG0H/L, TBnRG1H/L timer registers

TBnCP0H/L, TBnCP1H/L capture registers

11.4 Description of Operations for Each Mode

11.4.1 16-bit Interval Timer Mode

```
<< Generating interrupts at periodic cycles >>
```
To generate the INTTB0 interrupt, specify a time interval in the TB00RG1 timer register.

			6	5	4	3	$\overline{2}$		Ω	
TB00CR		1	Ω	X	\times	X	X	X	X	Starts the TMRB0 module.
TB00RUN	\leftarrow	Ω	Ω	Ω	Ω	\equiv	$\overline{0}$	x	- 0	Stops the TMRB0.
IMC5	\leftarrow	X	1 1		Ω	X	1	0	Ω	Enables INTTB0, and sets it to level 4.
		x	\sim	$\overline{}$	Ω	X				Setting of INTTB0 only is shown here. This is a 32-bit
		X.			$\mathbf{0}$	X				register and reguires settings of other interrupts as
			$X - -$		Ω	X				well.
TB00FFCR	\leftarrow		$X \times 0$		Ω	Ω	Ω			Disables the trigger.
TB00MOD	\leftarrow	X	\times	1	$\mathbf{0}$	Ω	$\mathbf{1}$	\ast		Designates the prescaler output clock as the input clock.
TB00RG1L	\leftarrow			\ast	\ast		\star	\star		and specifies the time interval.
TB00RG1										$(16-bit)$
Н										
TB00RUN	\leftarrow	Ω	Ω	Ω	Ω			$X \neq 1$		Starts the TMRB0.
Marchael (1995) and the contract of the contra										

 X; Don't care −**; no change**

11.4.2 16-bit Event Counter Mode

<< By using an input clock as an external clock (TBxIN0 pin input), it is possible to make it the event counter. >>

The up-counter counts up on the rising edge of TBxIN0 pin input. By capturing value using software and reading the captured value, it is possible to read the count value.

 X; Don't care −**; no change**

To be used as the event counter, put the prescaler in a "RUN" state (TBxxRUN<TBxxPRUN> = "1").
11.4.3 16-bit PPG (Programmable Square Wave) Output Mode

Square waves with any frequency and any duty (programmable square waves) can be output. The output pulse can be either low-active or high-active.

Programmable square waves can be output from the TBxxOUT pin by triggering the timer flip-flop (TBxxFF) to reverse when the set value of the up-counter (UCO) matches the set values of the timer registers (TBxxRG0H/L TBxxRG1H/L). Note that the set values of TBxxRG0H/L and TBxxRG1H/L must satisfy the following requirement:

(Set value of TBxxRG0H/L) < (Set value of TBxxRG1H/L)

Fig. 11.4.3.1 Example of Output of Programmable Square Wave (PPG)

In this mode, by enabling the double buffering of TBxxRG0H/L, the value of register buffer 0 is shifted into TBxxRG0H/L when the set value of the up-counter matches the set value of TBxxRG1H/L. This facilitates handling of small duties.

Fig. 11.4.3.2 Register Buffer Operation

The block diagram of this mode is shown below.

Fig. 11.4.3.3 Block Diagram of 16-bit PPG Mode

<< Each register in the 16-bit PPG output mode must be programmed as listed below. >>

11.4.4 Applications using the Capture Function

The capture function can be used to develop many applications, including those described below:

- Φ One-shot pulse output triggered by an external pulse
- d Frequency measurement
- **3** Pulse width measurement
- \circledA Time difference measurement
- Ω One-shot pulse output triggered by an external pulse

One-shot pulse output triggered by an external pulse is carried out as follows:

The 16-bit up-counter UC0 is made to count up by putting it in a free-running state using the prescaler output clock. An external pulse is input through the TBxxIN0 pin. A trigger is generated at the rising of the external pulse by using the capture function and the value of the up-counter is taken into the capture registers (TBxxCP0H/L).

The INTC must be programmed so that an interrupt INTx is generated at the rising of an external trigger pulse. This interrupt is used to set the timer registers (TBxxRG0H/L) to the sum of the TBxxCP0H/L value (c) and the delay time (d), $(c + d)$, and set the timer registers (TBxxRG1H/L) to the sum of the TBxxRG0H/L values and the pulse width (p) of one-shot pulse, $(c + d + p)$.

In addition, the timer flip-flop control registers (TBxxFFCR<TBxxE1T1, TBxxE0T1>) must be set to "11." This enables triggering the timer flip-flop (TB5FF0) to reverse when UC5 matches TBxxRG0H/L and TB0RG1H/L. This trigger is disabled by the INTTBxx interrupt after a one-shot pulse is output.

Symbols (c), (d) and (p) used in the text correspond to symbols c, d and p in Fig. 11.4.4.1.

Fig. 11.4.4.1 One-shot Pulse Output (With Delay)

Programming example: Output a 2-ms one-shot pulse triggered by an external pulse from the TBxxIN0 pin with a 3-ms delay * Clock conditions System clock : High speed (fc) High-speed clock gear : 1X (fc) Prescaler clock : fperiph/4 (fperiph fsys) **Main** programming 7 6 5 4 3 2 1 0 TBxxCR \leftarrow 1 0 X X X X X X Start the TMRBxx module. TBxxMOD \leftarrow X X 1 0 1 0 0 1 Puts to a free-running state. Uses ϕ T1 for counting. Takes data into TBxxCP0 at the rising of TBxxIN0 input TBxxFFCR \leftarrow X X 0 0 0 0 1 0 Clears TBxxFF0 to zero. Disables TBxxFF0 to reverse. PxCR ← − − − − − 1 − − PxCR ← – – – – 1 – – $\left.\begin{array}{ccc} \leftarrow & - & - & - & - & - & 1 & - \\ \text{PxFC1} & \leftarrow & - & - & - & - & 1 & - & - \end{array}\right\}$ Assigns Px2 pin to TBxxOUT. IMC1 ← X − − 0 X − − − X 1 1 0 X 1 0 0 X − − 0 X − − − X − − 0 X − − − Enables INT5. These are 32-bit registers and must be all processed. $IMC5 \leftarrow X 1 1 0 X 0 0 0$ X − − 0 X − − − X − − 0 X − − − X − − 0 X − − − Disables INTTBxx. These are 32-bit registers and must be all processed. TBxxRUN ← $-$ 0 0 0 $-$ 1 X 1 Starts TMRBxx. INT₀ TBxxRG0L TBxxRG0H \leftarrow * * * * * * * * * \leftarrow TBxxCP0 + 3ms/ ϕ T1 TBxxRG1L TBxxRG1H \leftarrow * * * * * * * * * \leftarrow TBxxRG0 + 2ms/ ϕ T1 TBxxFFCR \leftarrow X X $-$ - 1 1 Enables TBxxFF0 to reverse when there is a match with TBxxRG0, 1. $IMC5 \leftarrow X 1 1 0 X 1 0 0$ X − − 0 X − − − $X - - 0 X - -$ X − − 0 X − − − Enables INTTBxx. **INTTBxx** TBxxFFCR \leftarrow X X – – 0 0 Disables TBxxFF0 to reverse when there is a match with TBxxRG0, 1 $IMC5 \leftarrow X 1 1 0 X 0 0 0$ X − − 0 X − − − X − − 0 X − − − X − − 0 X − − − Disables INTTBxx. **X; Don't care** ⎯**;no change**

If a delay is not required, TBxxFF0 is reversed when data is taken into TBxxCP0H/L, and TBxxRG1L/H is set to the sum of the TBxxCP0H/L value (c) and the one-shot pulse width (p), $(c + p)$, by generating the INT5 interrupt. TB5FF0 is enabled to reverse when UC0 matches with TBxxRG1L/H, and is disabled by generating the INTTBxx interrupt.

TOSHIBA

Fig. 11.4.4.2 One-shot Pulse Output Triggered by an External Pulse (Without Delay)

d Frequency measurement

The frequency of an external clock can be measured by using the capture function.

To measure frequency, another 16-bit timer (TMRB01) is used in combination with the 16-bit event counter mode (TMRB01 reverses TB01FFCR to specify the measurement time).

The TBxxIN0 pin input is selected as the TMRBxx count clock to perform the count operation using an external input clock. TBxxMOD<TBxxCPM1: 0> is set to "11." This setting allows a count value of the 16-bit up-counter UC0 to be taken into the capture register (TBxxCP0) upon rising of a timer flip-flop (TB1FFCR) of the 16-bit timer (TMRB1), and an UC0 counter value to be taken into the capture register (TBxxCP1H/L) upon falling of TB1FF of the 16-bit timer (TMRB01).

A frequency is then obtained from the difference between TBxxCP0H/L and TBxxCP1H/L based on the measurement, by generating the INTTB1 16-bit timer interrupt.

Fig. 11.4.4.3 Frequency Measurement

For example, if the set width of TB1FF level "1" of the 16-bit timer is 0.5 s and if the difference between TBxxCP0H/L and TBxxCP1H/L is 100, the frequency is 100 / 0.5 s $= 200$ Hz.

3 Pulse width measurement

By using the capture function, the "H" level width of an external pulse can be measured. Specifically, by putting it in a free-running state using the prescaler output clock, an external pulse is input through the TBxxIN1 pin and the up-counter (UC5) is made to count up. A trigger is generated at each rising and falling edge of the external pulse by using the capture function and the value of the up-counter is taken into the capture registers (TBxxCP0H/L, TBxxCP1H/L). The INTC must be programmed so that INTCPTxx is generated at the falling edge of the TBxxIN1 pin.

The "H" level pulse width can be calculated by multiplying the difference between TBxxCP0H/L and TBxxCP1H/L by the clock cycle of an internal clock.

For example, if the difference between TBxxCP0H/L and TBxxCP1H/L is 100 and the cycle of the prescaler output clock is 0.5 μ s, the pulse width is 100 \times 0.5 μ s = 50 μ s.

Caution must be exercised when measuring pulse widths exceeding the UC0 maximum count time which is dependant upon the source clock used. The measurement of such pulse widths must be made using software.

Fig. 11.4.4.4 Pulse Width Measurement

The "L" level width of an external pulse can also be measured. In such cases, the difference between C2 generated the first time and C1 generated the second time is initially obtained by performing the second stage of INTCPT interrupt processing as shown in "Fig. 11.4.4.5 Time Difference Measurement" and this difference is multiplied by the cycle of the prescaler output clock.

(Note) INTCPTxx interruption is generated when the value of the up-counter is taken into the capture register TBxxCP1H/L.

4 Time Difference Measurement

The up-counter (UC0) is made to count up by putting it in a free-running state using the prescaler output clock. The value of UC0 is taken into the capture register (TBxxCP0H/L) at the rising edge of the TBxxIN0 pin input pulse.

The value of UC0 is taken into the capture register TBxxCP1H/L at the rising edge of the TBxxIN1 pin input pulse. The INTC must be programmed to generate INTCPTxx interrupt at this time.

The time difference can be calculated by multiplying the difference between TBxxCP1H/L and TBxxCP0H/L by the clock cycle of an internal clock.

(Note) INTCPTxx interruption is generated when the value of UC0 is taken into the capture register TBxxCP1H/L.

11.4.5 Two-phase Pulse Input Count Mode (TMRB0C)

In this mode, the counter is incremented or decremented by one depending on the state transition of the two-phase clock that is input through TB0CIN0 and TB0CIN1 and has phase difference. Interrupt is output in the ups and downs counter mode by the count operation.

This is a quadruple mode that performs count-up/ down in every modes.

TMRB0C has the same two phase pulse mode as TMRB12. Here we give a detailed description of TMRB0C.

Fig. 11.4.5.1 Count Circuit of Two-phase Counter

11.4.6 Quadruple mode

TMR0C RUN register (TB0CRUN)

Set the 5th bit of TB0CRUN register <UDCCK> to "1" as a sampling clock.

- d Interrupt
	- In the NORMAL mode

The INTTB0C interrupt is enabled using the interrupt controller (INTC). The INTTB0C interrupt is generated by counting up or down. Reading the status register TB0CST during interrupt handling allows simultaneous check for occurrences of an overflow and an underflow. If TB0CST<INTTBOUFC> is "1," it indicates that an overflow has occurred. If <INTTBUDF0C> is "1," it indicates that an underflow has occurred. This register is cleared after it is read. The counter becomes 0x0000 when an overflow occurs, and it becomes 0xFFFF when an underflow occurs. After that, the counter continues the counting operation.

Fig. 11.4.6.2 TMRB0C status register

(Note) The status is cleared after the register is read.

³ Up-and-down counter

When the two-phase input count mode is selected (TB0CRUN<TB0CUDCE> = "1"), the up-counter becomes the up-and-down counter and it is initialized to 0x7FFF. If a counter overflow occurs, the counter returns to 0x0000. If a counter underflow occurs, the counter returns to 0xFFFF. After that, the counter continues the counting operation. Therefore, the state can be checked by reading the counter value and the status flag TB0CST after an interrupt is generated.

(Note 1) The up (down) count input must be set to the "H" level for the states before and after an input.

(Note 2) Reading of counter value must be executed during INTTB0C interrupt handling.

12. 32-bit Input Capture (TMRC)

TMRC consists of two channels (TBTA and TBTB) with a 32-bit time base timer (TBT), two channels (CAPx0~1) each with a 32-bit input capture register, and two channels (CMPx0~1) each with a 32-bit compare register.

TBTA and TBTB operate individually and have the same operational structure. Here we are going to explain the case of TBTA.

Fig. 12.1 shows the TMRC block diagram.

12.1 TMRC Block Diagram

12.2 Description for Operations of Each Circuit

12.2.1 Prescaler

The prescaler is provided to acquire the TMRC source clock. The prescaler input clock φT0 is fperiph/2, fperiph/4, fperiph/8 or fperiph/16 selected by SYSCR0<PRCK1: 0> in the CG. φT2 through φT256 generated by dividing φT0 are available as TMRC prescaler input clocks and can be selected with TBTACR<TBTCLK3:0>.

Fperiph is either "fgear" which is a clock selected by SYSCR1<FPSEL> in the CG, or "fc" which is a clock before it is divided by the clock gear.

The operation or stoppage of the prescaler is set with TBTARUN<TBTPRUN> where writing "1" starts counting and writing "0" clears and stops counting. Table 12.1 shows the prescaler output clock resolutions.

(When high speed clock gear is selected from $1/1$, $1/2$, $1/4$ and $1/8$) \textcircled{c} = 54MHz

Table 12.1 Prescaler Output Clock Resolutions (1/2)

12.2.2 Noise Removal Circuit

The noise removal circuit removes noises from an external clock source input (TBTIN) and a capture trigger input (TCnIN) of the time base timer (TBTA). It can also output input signals without removing noises from them.

12.2.3 32-bit Time Base Timer (TBT)

This is a 32-bit binary counter that counts up upon the rising of an input clock specified by the TBTA control register TBTACR.

Based on the TBTCR<TBTCLK3 : 0> setting, an input clock is selected from external clocks supplied through the TBTIN1 pin and eight prescaler output clocks φT2, φT4, φT8, φT16, φT32, φT64, φT128, and φT256.

"Count," "stop" or "clear" of the up-counter can be selected with TBTARUN<TBTRUN>. When a reset is performed, the up-counter is in a cleared state and the timer is in an idle state. As counting starts, the up-counter operates in a free-running condition. As it reaches an overflow state, the overflow interrupt INTTBT is generated; subsequently, the count value is cleared to 0 and the up-counter restarts a count-up operation. INTTBTA is controlled by CAPINT and CMPINT that categorized in the same group as INTCAPn described in the part of 32-bit capture register.

This counter can perform a read capture operation. When it is performing a read capture operation, it is possible to read a counter value by accessing the TBTA read capture register (TBTARDCAP) in units of 32 bits.

However, a counter value cannot be read (captured) if the register is accessed in units of 8 or 16 bits.

12.2.4 Edge Detection Circuit

By performing sampling, this circuit detects the input edge of an external capture input (TCnIN). It can be set to "rising edge," "falling edge," "both edges" or "not captured" by provisioning the capture control register CAPAnCR<CPnEG1:0>. Fig. 12.2.4.1 shows capture inputs, outputs (capture factor outputs) produced by the edge detection circuit.

Fig. 12.2.4.1 Capture Inputs and Capture Factor Outputs (Outputs Produced by the Edge Detection Circuit)

12.2.5 32-bit Capture Register

This is a 32-bit register for capturing count values of TBTA by using capture factors as triggers. If a capture operation is performed, the capture interrupt INTCAPn is generated. Three interrupt requests INTCAPA1, INTCAPB0 and INTCAPB1 are grouped into one set of interrupt requests which are then notified to the interrupt controller. Which one of interrupt requests must be processed can be identified by reading the status register TCGST during interrupt processing. Additionally, it is possible to mask unnecessary interrupts by setting the interrupt mask register TCGIM to an appropriate bit setting. While a read of the capture register is ongoing, count values cannot be captured even if there are triggers.

(n A1, B0 and B1)

(Note) TMP19A61 groups the following three capture interrupts into one set of interrupt requests. INTCAPA1**, INTCAPB0, INTCAPB1 INTCAPA0 is assigned to interrupt No. 36 as an independent interrupt.**

12.2.6 32-bit Compare Register

This is a 32-bit register for specifying a compare value. TMRC has two built-in compare registers, CMPA0 and CMPA1. If values set in these compare registers match the value of TBTA, the match detection signal of a comparator becomes active. "Compare enable" or "compare disable" can be specified with the compare control register CMPCTL<CMPEN1:0>.

To set TCCMPn to a specific value, data must be transferred to TCCMPn in the order of lower to higher bits by using a byte data transfer instruction four times.

CMPAn forms a pair with a register buffer "n." "Enable" or "disable" of the double buffers is controlled by the compare control register CMPCTL <CMPRDEn>. If <CMPRDEn> is set to "0," the double buffers are disabled. If <CMPRDEn> is set to "1," they are enabled.

If the double buffers are enabled, data transfer from the register buffer "n" to the compare register CMPAn takes place when the value of TBTA matches that of CMPAn.

Because CMPAn is indeterminate when a reset is performed, it is necessary to prepare and write data in advance. A reset initializes CMPACTL <CMPRDEn> to "0" and disables the double buffers. To use the double buffers, data must be written to the compare register, < CMPRDEn > must be set to "1," and then the following data must be written to the register buffer.

CMPAn and the register buffer are assigned to the same address. If < CMPRDEn > is "0," the same value is written to CMPAn and each register buffer. If <CMPRDEn> is "1," data is written to each register buffer only. Therefore, to write an initial value to the compare register, it is necessary to set the double buffers to "disable."

(n=0, 1)

12.3 Register Description

- <I2TBT>: Controls the operation in idle mode.
- <TCEN>: Specifies enabling/disabling of the TMRC operation. If set to "disable," a clock is not supplied to other registers of the TMRC module and, therefore, a reduction in power consumption is possible (a read of or a write to other registers cannot be executed). To use TMRC, the TMRC operation must be set to "enable" ("1") before making individual register settings of TMRC modules. If TMRC is operated and then set to "disable," individual register settings are retained.

(Note) TCCR bits 0~5 are read as "0".

TBTRUN register

<TBTRUN>:Controls the TBT count operation.

<TBTPRUN>:Controls the TBT prescaler operation.

<TBTCAP>: If this is set to "1," the count value of the time base timer (TBT) is taken into the capture register TBTCAPn.

(Note) TBTRUN bits 4~7 are read as "0".

Fig. 12.3.1 TMRC-related Registers

TRT control register

<TA0CLK3:0>: This is an input clock for TBT. Clocks from "0000" to "0111" are available as prescaler output clocks. A clock "1111" is input through the TBTIN pin.

<TBTNF>: Controls the noise removal for the TBTIN pin input.

If this is set to "0" (removal disabled), any input of more than 2/fsys (37ns fperiph fc 54MHz) is accepted as a source clock for TBT, at whichever level the TBTIN pin is, "H" or "L."

If this is set to "1" (removal enabled), any input of less than 6/fsys (111ns fperiph fc 54MHz) is regarded as noise and removed, at whichever level the TBTIN pin is, "H" or "L." The range of removal changes depending on the selected clock gear and a system clock used.

TBTA capture register TBTACAP

Fig. 12.3.2TMRC-related registers

TMP19A61 (rev1.0)-12-306

TBT read capture register TBTARDCAP

Fig. 12.3.3 TMRC-related registers

TMRC capture 0 control register

<CP0EG1:0>: Selects the effective edge of an input to the trigger input pin TC0IN of the capture 0 register (CAAP0). If this is set to "00," the capture operation is disabled.

<TC0NF>: Controls the noise removal for the TC0IN pin input.

If this is set to "0" (removal disabled), any input of more than 2/fsys (37ns@fperiph=fc=54MHz) is accepted as a trigger input for TCCAP0, at whichever level the TC0IN pin is, "H" or "L." If this is set to "1" (removal enabled), any input of less than 6/fsys (111ns@fperiph=fc=54MHz) is regarded as noise and removed, at whichever level the TC0IN pin is, "H" or "L." The range of removal changes depending on the selected clock gear and a system clock used.

(Note) CAPA0CR bits 2~6 are read as "0".

TMRC capture 0 register CAPA0

(Note)Data is not captured during a read of the capture register.

Fig. 12.3.4 TMRC-related register

TMP19A61 (rev1.0)-12-308

 11 Both edges

TMRC capture 1 control reigster

<CP1EG1:0>: Selects the effective edge of an input to the trigger input pin TC1IN of the capture 1 register (TCCAP1). If this is set to "00," the capture operation is disabled.

<TC1NF>: Controls the noise removal for the TC1IN pin input.

If this is set to "0" (removal disabled), any input of more than 2/fsys (37ns fperiph fc 54MHz) is accepted as a trigger input for TCCAP1, at whichever level TC1IN pin is, "H" or "L."

If this is set to "1" (removal enabled), any input of less than 6/fsys (111ns fperiph fc 54MHz) is regarded as noise and removed, at whichever level the TC1IN pin is, "H" or "L." The range of removal changes depending on the selected clock gear and a system clock used.

(Note) CAPA1CR bits 2~6 area read as "0".

TMRC capture 1 register CAPA1

(Note) Data is not captured during a read of the capture register.

Fig. 12.3.5 TMRC-related register

TMP19A61 (rev1.0)-12-309

TMRC capture interrupt determination, interrupt mask register

1 7 6 5 5 4 3 2 1 0

Г

CMPINT

)

TMRC capture interrupt determination, interrupt mask register

Fig. 12.3.6 TMRC-related register

TMRC compare control register CMPACTLn

<CMPENn>: Controls enabling/disabling of the compare match detection.

<CMPRDEn>: Controls enabling/disabling of double buffers of the compare register.

<TCFFCn1:0>: Controls F/F of the compare match output.

<TCFFENn>: Controls enabling/disabling of F/F reversal of the compare match output.

(Note) CMPACTLn bits 7 and 3~2 are read as "0".

Fig. 12.3.7 TMRC-related register

TMRC compare register 0 CMPA0

Fig. 12.3.8 TMRC-related register

TMP19A61 (rev1.0)-12-312

13 Serial Channel (SIO)

13.1 Features

This device has nine serial I/O channels: SIO0 to SIO8. Each channel operates in either the UART mode (asynchronous communication) or the I/O interface mode (synchronous communication) which is selected by the user.

I/O interface mode Mode 0: This is the mode to transmit and receive I/O and associated synchronization signals (SCLK) to extend I/O.

 Mode 1: TX/RX Data Length: 7 bits Asynchronous (UART) mode: \longrightarrow Mode 2: TX/RX Data Length: 8 bits ■ Mode 3: TX/RX Data Length: 9 bits

> In the above modes 1 and 2, parity bits can be added. The mode 3 has a wakeup function in which the master controller can start up slave controllers via the serial link (multi-controller system). Fig. 13.2.1 shows the block diagram of SIO0.

> Each channel consists of a prescaler, a serial clock generation circuit, a receive buffer, its control circuit, a transmit buffer and its control circuit. Each channel functions independently. As the SIOs 0 to SIO8 operate in the same way, only SIO0 is described here.

• Mode 0 (I/O inerface mode) /LSB first

Fig. 13.1 Data format

TMP19A61 (rev1.0)-13-313

13.2 Block Diagram (Channel 0)

Fig. 13.2.1 SIO0 Block Diagram

13.3 Operation of Each Circuit (Channel 0)

13.3.1 Prescaler

The device includes a 7-bit prescaler to generate necessary clocks to drive SIO0. The input clock φT0 to the prescaler is selected by SYSCR of CG <PRCK1:0> to provide the frequency of fperiph/2, fperiph/4, fperiph/8, or fperiph/16.

The clock frequency fperiph is either the clock "fgear," to be selected by SYSCR1<FPSEL> of CG, or the clock "fc" before it is divided by the clock gear.

The prescaler becomes active only when the baud rate generator is selected for generating the serial transfer clock. Table 13.3.1 lists the prescaler output clock resolution.

Table 13.3.1 Input Clock Resolution to the Baud Rate Generator @fc = 54MHz

(Note 1) The prescaler output clock φ**Tn must be selected so that the relationship "**φ**Tn < fsys/2" is satisfied (so that** φ**Tn is slower than fsys/2).**

(Note 2) Do not change the clock gear while SIO is operating.

(Note 3) The horizontal lines in the above table indicate that the setting is prohibited.

The serial interface baud rate generator uses four different clocks, i.e., φT1, φT4, φT16 and φT64, supplied from the prescaler output clock.

13.3.2 Baud Rate Generator

The baud rate generator generates transmit and receive clocks to determine the serial channel transfer rate.

The baud rate generator uses either the ϕ T1, ϕ T4, ϕ T16 or ϕ T64 clock supplied from the 7-bit prescaler. This input clock selection is made by setting the baud rate generator control register, BR0CR <BR0CK1:0>.

The baud rate generator contains built-in dividers for divide by 1, N + $m/16$ (N=2~15, m=0~15), and 16. The division is performed according to the settings of the baud rate generator control registers BR0CR<BR0ADDE><BR0S3:0> and BR0ADD<BR0K3:0> to determine the resulting transfer rate.

- UART mode
- 1) If BR0CR<BR0ADDE>=0

The setting of BR0ADD <BR0K3:0> is ignored and the counter is divided by N where N is the value set to BR0CR<BR0S3:0>. ($N = 1$ to 16).

2) If BR0CR<BR0ADDE>=1

 $(K=1 \ 2 \ 3 \dots 15)$ The N + (16 - K)/16 division function is enabled and the division is made by using the values N (set in BR0CR<BR0S3:0>) and K (set in BR0ADD<BR0K3:0>). (N = 2 to 15, K = 1 to 15)

(Note) For the N values of 1 and 16, the above N+(16-K)/16 division function is inhibited. So, be sure to set BR0CR<BR0ADDE> to "0."

I/O interface mode

The N + (16 - K)/16 division function cannot be used in the I/O interface mode. Be sure to divide by N, by setting BR0CR<BR0ADDE> to "0".

- Baud rate calculation to use the baud rate generator:
	- 1) UART mode

Baud rate $=$ Frequency divided by the divide ratio Baud rated generator input clock $+16$

The highest baud rate out of the baud rate generator is 843.75 kbps when ϕ T1 is 13.5 MHz

The fsys/2 frequency, which is independent of the baud rate generator, can be used as the serial clock. In this case, the highest baud rate will be 1.68 Mbps when fsys is 54 MHz.

2) I/O interface mode

Baud rate = $\frac{\text{Baud rated generator input clock}}{\text{Frequency divided by the divide ratio}} \div 2$

The highest baud rate will be generated when φT1 is 13.5 MHz. The divide ratio can be set to 1 if double buffer is used and the resulting output baud rate will be 6.75 Mbps. (If double buffering is not used, the highest baud rate will be 3.375 Mbps applying the divide ratio of "2").

- **Example baud rate setting**
- 1) Division by an integer (divide by N):

Selecting fc = 54MHz for fperiph, setting ϕ T0 to fperiph/16, using the baud rate generator input clock ϕ T1, setting the divide ratio N (BR0CR<BR0S3:0>) = 4, and setting BR0CR<BR0ADDE> = "0," the resulting baud rate in the UART mode is calculated as follows:

* Clock condition (System clock :High-speed (fc) High-speed clock gear:1x (fc) Prescaler clock :fperiph/16 (fperiph = fsys) Baud rate = $\frac{18.8}{4}$ $\frac{\text{fc}/32}{1}$ ÷ 16 $= 54 \times 10^{6} \div 32 \div 4 \div 16 = 26367$ (bps)

(Note) The divide by (N + (16-K)/16) function is inhibited and thus BR0ADD <BR0K3:0> is ignored.

2) For divide by $N + (16-K)/16$ (only for UART mode):

Selecting fc = 54MHz for fperiph, setting ϕ T0 to fperiph/16, using the baud rate generator input clock φT1, setting the divide ratio N (BR0CR<BR0S3:0>)=4, setting K (BR0ADD<BR0K3:0>)=14, and selecting BR0CR<BR0ADDE>=1, the resulting baud rate is calculated as follows:

* Clock condition (System clock :High-speed (fc) High-speed clock gear:1x (fc) Prescaler clock :fperiph/16 (fperiph = fsys) Baud rate = $= 54 \times 10^{6} \div 32 \div (4 + 4) \div 16\frac{2}{12}$ 25568 (bps) (16-14) 16 4+ fc/32 2 $1\overline{6}$ ÷ 16

Also, an external clock input may be used as the serial clock. The resulting baud rate calculation is shown below:

- Baud rate calculation for an external clock input:
	- 1) UART mode

Baud rate = external clock input \div 16

In this, the period of the external clock input must be equal to or greater than 4/fsys. If fsys = 54 MHz, the highest baud rate will be $54 \div 4 \div 16 = 844$ (kbps).

2) I/O interface mode

Baud rate = external clock input

When double buffering is used, it is necessary to satisfy the following relationship:

(External clock input period) 12/fsys

Therefore, when fsys = 54 MHz, the highest baud rate must be set to a rate lower than

 $54 \div 12 = 4.5$ (Mbps)

When double buffering is not used, it is necessary to satisfy the following relationship:

```
(External clock input period) 16/fsys
```
Therefore, when fsys = 54 MHz, the highest baud rate must be set to a rate lower than $54 \div 16 = 3.375$ (Mbps).

The baud rate examples for the UART mode are shown in Table 13.3.2.1 and Table 13.3.2.2.

(Using the baud rate generator with BR0CR \angle BR0ADDE $\angle = 0$)

(Note) This table shows the case where the system clock is set to fc, the clock gear is set to fc/1, and the prescaler clock is set to f_{periph}/2.

Table 13.3.2.1 Selection of UART Baud Rate

(The TMRB7 timer output (internal TB7OUT) is used with the timer input clock set to φT0.) Unit: (kbps)

Table 13.3.2.2 Selection of UART Baud Rate

Baud rate calculation to use the TMRB7 timer:

Transfer rate = Clock frequency selected by SYSCR0<PRCK1:0>

```
TB7REG×2×16
```
- (When input clock to the timer TMRB7 is ϕ T0)

(Note 1) In the I/O interface mode, the TMRB7 timer output signal cannot be used internally as the transfer clock.

(Note 2) This table shows the case where the system clock is set to fc, the clock gear is set to fc/1, and the prescaler clock is set to f_{periph}/4.

13.3.3 Serial Clock Generation Circuit

This circuit generates basic transmit and receive clocks.

• I/O interface mode

In the SCLK output mode with the SC0CR <IOC> serial control register set to "0," the output of the previously mentioned baud rate generator is divided by 2 to generate the basic clock.

In the SCLK input mode with SC0CR <IOC> set to "1," rising and falling edges are detected according to the SC0CR <SCLKS> setting to generate the basic clock.

• Asynchronous (UART) mode

According to the settings of the serial control mode register SC0MOD0<SC1:0>, either the clock from the baud rate register, the system clock $(f_{SYS}/2)$, the internal output signal of the TMRB4 timer, or the external clock (SCLKO pin) is selected to generate the basic clock, SIOCLK.

13.3.4 Receive Counter

The receive counter is a 4-bit binary counter used in the asynchronous (UART) mode and is up-counted by SIOCLK. Sixteen SIOCLK clock pulses are used in receiving a single data bit while the data symbol is sampled at the seventh, eighth, and ninth pulses. From these three samples, majority logic is applied to decide the received data.

13.3.5 Receive Control Unit

• I/O interface mode

In the SCLK output mode with SC0CR <IOC> set to "0," the RXD0 pin is sampled on the rising edge of the shift clock output to the SCLK0 pin.

In the SCLK input mode with SC0CR <IOC> set to "1," the serial receive data RXD0 pin is sampled on the rising or falling edge of SCLK input depending on the SC0CR <SCLKS> setting.

• Asynchronous (UART) mode

The receive control unit has a start bit detection circuit, which is used to initiate receive operation when a normal start bit is detected.

13.3.6 Receive Buffer

The receive buffer is of a dual structure to prevent overrun errors. The first receive buffer (a shift register) stores the received data bit-by-bit. When a complete set of bits have been stored, they are moved to the second receive buffer (SC0BUF). At the same time, the receive buffer full flag (SC0MOD2<RBFLL>) is set to "1" to indicate that valid data is stored in the second receive buffer. However, if the receive FIFO is set enabled, the receive data is moved to the receive FIFO and this flag is immediately cleared.

If the receive FIFO has been disabled (SCOFCNF <CNFG> = 0 and SC0MOD1<FDPX1:0>=01), the INTRX0 interrupt is generated at the same time. If the receive FIFO has been enabled (SCNFCNF<CNFG>=1 and SC0MOD1<FDPX1:0>=01/11), an interrupt will be generated according to the SCORFC RIL2:0 setting.

The CPU will read the data from either the second receive buffer (SC0BUF) or from the

receive FIFO (the address is the same as that of the receive buffer). If the receive FIFO has not been enabled, the receive buffer full flag SC0MOD2<RBFLL> is cleared to "0" by the read operation. The next data received can be stored in the first receive buffer even if the CPU has not read the previous data from the second receive buffer (SC0BUF) or the receive FIFO.

If SCLK is set to generate clock output in the I/O interface mode, the double buffer control bit SC0MOD2 <WBUF> can be programmed to enable or disable the operation of the second receive buffer (SCOBUF).

By disabling the second receive buffer (i.e., the double buffer function) and also disabling the receive FIFO (SCOFCNF CNFG =0 and <FDPX1:0>=01), handshaking with the other side of communication can be enabled and the SCLK output stops each time one frame of data is transferred. In this setting, the CPU reads data from the first receive buffer. By the read operation of CPU, the SCLK output resumes.

If the second receive buffer (i.e., double buffering) is enabled but the receive FIFO is not enabled, the SCLK output is stopped when the first receive data is moved from the first receive buffer to the second receive buffer and the next data is stored in the first buffer filling both buffers with valid data. When the second receive buffer is read, the data of the first receive buffer is moved to the second receive buffer and the SCLK output is resumed upon generation of the received interrupt INTRX. Therefore, no buffer overrun error will be caused in the I/O interface SCLK output mode regardless of the setting of the double buffer control bit SC0MOD2 <WBUF>.

If the second receive buffer (double buffering) is enabled and the receive FIFO is also enabled (SCNFCNF<CNFG>=1 and <FDPX1:0>=01/11), the SCLK output will be stopped when the receive FIFO is full (according to the setting of SCOFNCF<RFST>) and both the first and second receive buffers contain valid data. Also in this case, if SCOFCNF<RXTXCNT> has been set to "1," the receive control bit RXE will be automatically cleared upon suspension of the SCLK output. If it is set to "0," automatic clearing will not be performed.

(Note) In this mode, the SC0CR <OEER> flag is insignificant and the operation is undefined. Therefore, before switching from the SCLK output mode to another mode, the SC0CR register must be read to initialize this flag.

In other operating modes, the operation of the second receive buffer is always valid, thus improving the performance of continuous data transfer. If the receive FIFO is not enabled, an overrun error occurs when the data in the second receive buffer (SC0BUF) has not been read before the first receive buffer is full with the next receive data. If an overrun error occurs, data in the first receive buffer will be lost while data in the second receive buffer and the contents of SC0CR <RB8> remain intact. If the receive FIFO is enabled, the FIFO must be read before the FIFO is full and the second receive buffer is written by the next data through the first buffer. Otherwise, an overrun error will be generated and the receive FIFO overrun error flag will be set. Even in this case, the data already in the receive FIFO remains intact.

The parity bit to be added in the 8-bit UART mode as well as the most significant bit in the 9-bit UART mode will be stored in SC0CR <RB8>.

In the 9-bit UART mode, the slave controller can be operated in the wake-up mode by setting the wake-up function SC0MOD0 <WU> to "1." In this case, the interrupt INTRX0 will be generated only when SC0CR <RB8> is set to "1."

13.3.7 Receive FIFO Buffer

In addition to the double buffer function already described, data may be stored using the receive FIFO buffer. By setting <CNFG> of the SC0FCNF register and <FDPX1:0> of the SC0MOD1 register, the 4-byte receive buffer can be enabled. Also, in the UART mode or I/O interface mode, data may be stored up to a predefined fill level. When the receive FIFO buffer is to be used, be sure to enable the double buffer function.

If data with parity bit is to be received in the UART mode, parity check must be performed each time a data frame is received.

13.3.8 Receive FIFO Operation

c I/O interface mode with SCLK output:

The following example describes the case a 4-byte data stream is received in the half duplex mode:

SCORFC<7:6>=01: Clears receive FIFO and sets the condition of interrupt generation.

SC0RFC<1:0>=00: Sets the interrupt to be generated at fill level 4.

SC0FCNF<1:0>=10111: Automatically inhibits continued reception after reaching the fill level.

The number of bytes to be used in the receive FIFO is the same as the interrupt generation fill level.

In this condition, 4-byte data reception may be initiated by setting the half duplex transmission mode and writing "1" to the RXE bit. After receiving 4 bytes, the RXE bit is automatically cleared and the receive operation is stopped (SCLK is stopped).

d I/O interface mode with SCLK input:

The following example describes the case a 10-byte data stream is received:

SC0RFC <7:6> = 10: Clears receive FIFO and sets the condition of interrupt generation

SC0RFC <1:0> = 00: Sets the interrupt to be generated at fill level 4.

 \overline{a}

SC0FCNF \le 1:0 $>$ = 10101: Automatically allows continued reception after reaching the fill level.

The number of bytes to be used in the receive FIFO is the maximum allowable number.

In this condition, 4-byte data reception may be initiated by setting the half duplex transmission mode and writing "1" to the RXE bit. After receiving 4 bytes, receive FIFO interrupt is generated. This setting enables the next data reception as well. The next 4 bytes can be received before all the data is read from FIFO.

Fig. 13.3.8.2 Receive FIFO Operation
13.3.9 Transmit Counter

The transmit counter is a 4-bit binary counter used in the asynchronous communication (UART) mode. It is counted by SIOCLK as in the case of the received counter and generates a transmit clock (TXDCLK) on every 16th clock pulse.

13.3.10 Transmit Control Unit

• I/O interface mode

In the SCLK output mode with SC0CR <IOC> set to "0," each bit of data in the transmit buffer is output to the TXD0 pin on the rising edge of the shift clock output from the SCLK0 pin.

In the SCLK input mode with SC0CR <IOC> set to "1," each bit of data in the transmit buffer is output to the TXD0 pin on the rising or falling edge of the input SCLK signal according to the SC0CR <SCLKS> setting.

• Asynchronous (UART) mode:

When the CPU writes data to the transmit buffer, data transmission is initiated on the rising edge of the next TXDCLK and the transmit shift clock (TXDSFT) is also generated.

Handshake function

The CTS pin enables frame by frame data transmission so that overrun errors can be prevented. This function can be enabled or disabled by SC0MOD0 <CTSE>.

When the CTS pin is set to the "H" level, the current data transmission can be completed but the next data transmission is suspended until the CTS pin returns to the "L" level. However in this case, the INTTX0 interrupt is generated, the next transmit data is requested to the CPU, data is written to the transmit buffer, and it waits until it is ready to transmit data.

Although no RTS pin is provided, a handshake control function can be easily implemented by assigning a port for the RTS function. By setting the port to "H" level upon completion of data reception (in the receive interrupt routine), the transmit side can be requested to suspend data transmission.

Fig. 13.3.10.2 CTS (Clear to Transmit) Signal Timing

13.3.11 Transmit Buffer

The transmit buffer (SC0BUF) is in a dual structure. The double buffering function may be enabled or disabled by setting the double buffer control bit <WBUF> in serial mode control register 2 (SC0MOD2). If double buffering is enabled, data written to Transmit Buffer 2 (SCOBUF) is moved to Transmit Buffer 1 (shift register).

If the transmit FIFO has been disabled (SCOFCNF <CNFG> = 0 or 1 and <FDPX1:0> = 01), the INTTX interrupt is generated at the same time and the transmit buffer empty flag <TBEMP> of SC0MOD2 is set to "1." This flag indicates that transmit buffer 2 is now empty and that the next transmit data can be written. When the next data is written to transmit buffer 2, the <TBEMP> flag is cleared to "0."

If the transmit FIFO has been enabled (SCNFCNF <CNFG> = 1 and <FDPX1:0> = 10/11), any data in the transmit FIFO is moved to the transmit buffer 2 and <TBEMP> flag is immediately cleared to "0." The CPU writes data to transmit buffer 2 or to the transmit FIFO.

If the transmit FIFO is disabled in the I/O interface SCLK input mode and if no data is set in transmit buffer 2 before the next frame clock input, which occurs upon completion of data transmission from transmit buffer 1, an under-run error occurs and a serial control register (SC0CR) <PERR> parity/under-run flag is set.

If the transmit FIFO is enabled in the I/O interface SCLK input mode, when data transmission from transmit buffer 1 is completed, the transmit buffer 2 data is moved to transmit buffer 1 and any data in transmit FIFO is moved to transmit buffer 2 at the same time.

If the transmit FIFO is disabled in the I/O interface SCLK output mode, when data in transmit buffer 2 is moved to transmit buffer 1 and the data transmission is completed, the SCLK output stops. So, no under-run errors can be generated.

If the transmit FIFO is enabled in the I/O interface SCLK output mode, the SCLK output stops upon completion of data transmission from transmit buffer 1 if there is no valid data in the transmit FIFO.

Note) In the I/O interface SCLK output mode, the SC0CR <PEER> flag is insignificant. In this case, the operation is undefined. Therefore, to switch from the SCLK output mode to another mode, SC0CR must be read in advance to initialize the flag.

If double buffering is disabled, the CPU writes data only to transmit buffer 1 and the transmit interrupt INTTX is generated upon completion of data transmission.

If handshaking with the other side is necessary, set the double buffer control bit <WBUF> to "0" (disable) to disable transmit buffer 2; any setting for the transmit FIFO should not be performed.

13.3.12 Transmit FIFO Buffer

In addition to the double buffer function already described, data may be stored using the transmit FIFO buffer. By setting <CNFG> of the SC0FCNF register and <FDPX1:0> of the SC0MOD1 register, the 4-byte transmit buffer can be enabled. In the UART mode or I/O interface mode, up to 4 bytes of data may be stored.

If data is to be transmitted with a parity bit in the UART mode, parity check must be performed on the receive side each time a data frame is received.

13.3.13 Transmit FIFO Operation

0 I/O interface mode with SCLK output (normal mode):

The following example describes the case a 4-byte data stream is transmitted:

SC0TFC <7:6> = 01: Clears transmit FIFO and sets the condition of interrupt generation

SC0TFC <1:0> = 00: Sets the interrupt to be generated at fill level 0.

SC0FCNF <1:0> = 01011: Inhibits continued transmission after reaching the fill level.

In this condition, data transmission can be initiated by setting the transfer mode to half duplex, writing 4 bytes of data to the transmit FIFO, and setting the <TXE> bit to "1." When the last transmit data is moved to the transmit buffer, the transmit FIFO interrupt is generated. When transmission of the last data is completed, the clock is stopped and the transmission sequence is terminated.

Fig. 13.3.13.1 Transmit FIFO Operation

d I/O interface mode with SCLK input (normal mode):

The following example describes the case a 4-byte data stream is transmitted: SC0TFC <1:0> = 01: Clears the transmit FIFO and sets the condition of interrupt generation. SC0TFC <7:2> = 000000: Sets the interrupt to be generated at fill level 0.

SC0FCNF <4:0> = 01001: Allows continued transmission after reaching the fill level. In this condition, data transmission can be initiated along with the input clock by setting the transfer mode to half duplex, writing 4 bytes of data to the transmit FIFO, and setting the <TXE> bit to "1." When the last transmit data is moved to the transmit buffer, the transmit

FIFO interrupt is generated.

Fig. 13.3.13.2 Transmit FIFO Operation

13.3.14 Parity Control Circuit

If the parity addition bit <PE> of the serial control register SC0CR is set to "1," data is sent with the parity bit. Note that the parity bit may be used only in the 7- or 8-bit UART mode. The <EVEN> bit of SC0CR selects either even or odd parity.

Upon data transmission, the parity control circuit automatically generates the parity with the data written to the transmit buffer (SC0BUF). After data transmission is complete, the parity bit will be stored in SC0BUF bit 7 <TB7> in the 7-bit UART mode and in bit 7 <TB8> in the serial mode control register SC0MOD in the 8-bit UART mode. The <PE> and <EVEN> settings must be completed before data is written to the transmit buffer.

Upon data reception, the parity bit for the received data is automatically generated while the data is shifted to receive buffer 1 and moved to receive buffer 2 (SC0BUF). In the 7-bit UART mode, the parity generated is compared with the parity stored in SC0BUF <RB7>, while in the 8-bit UART mode, it is compared with the bit 7 <RB8> of the SC0CR register. If there is any difference, a parity error occurs and the <PERR> flag of the SC0CR register is set.

In the I/O interface mode, the SC0CR <PERR> flag functions as an under-run error flag, not as a parity flag.

13.3.15 Error Flag

Three error flags are provided to increase the reliability of received data.

1. Overrun error <OERR>: Bit 4 of the serial control register SC0CR

In both UART and I/O interface modes, this bit is set to "1" when an error is generated by completing the reception of the next frame receive data before the receive buffer has been read. If the receive FIFO is enabled, the received data is automatically moved to the receive FIFO and no overrun error will be generated until the receive FIFO is full (or until the usable bytes are fully occupied). This flag is set to "0" when it is read. In the I/O interface SCLK output mode, no overrun error is generated and therefore, this flag is inoperative and the operation is undefined.

2. Parity error/under-run error <PERR>: Bit 3 of the SC0CR register

In the UART mode, this bit is set to "1" when a parity error is generated. A parity error is generated when the parity generated from the received data is different from the parity received. This flag is cleared to "0" when it is read.

In the I/O interface mode, this bit indicates an under-run error. When the double buffer control bit <WBUF> of the serial mode control register SC0MOD2 is set to "1" in the SCLK input mode, if no data is set to the transmit double buffer before the next data transfer clock after completing the transmission from the transmit shift register, this error flag is set to "1" indicating an under-run error. If the transmit FIFO is enabled, any data content in the transmit FIFO will be moved to the buffer. When the transmit FIFO and the double buffer are both empty, an under-run error will be generated. Because no under-run errors can be generated in the SCLK output mode, this flag is inoperative and the operation is undefined. If transmit buffer 2 is disabled, the under-run flag <PERR> will not be set. This flag is cleared to "0" when it is read.

3. Framing error <FERR>: Bit 2 of the SC0CR register

In the UART mode, this bit is set to "1" when a framing error is generated. This flag is set to "0" when it is read. A framing error is generated if the corresponding stop bit is determined to be "0" by sampling the bit at around the center. Regardless of the <SBLEN> (stop bit length) setting of the serial mode control register 2, SC0MOD2, the stop bit status is determined by only 1 bit on the receive side.

13.3.16 Direction of Data Transfer

In the I/O interface mode, the direction of data transfer can be switched between "MSB first" and "LSB first" by the data transfer direction setting bit <DRCHG> of the SC0MOD2 serial mode control register 2. Don't switch the direction when data is being transferred.

13.3.17 Stop Bit Length

In the UART mode transmission, the stop bit length can be set to either 1 or 2 bits by bit 4 <SBLEN> of the SC0MOD2 register.

13.3.18 Status Flag

If the double buffer function is enabled (SC0MOD2 <WBUF> = "1"), the bit 6 flag <RBFLL> of the SC0MOD2 register indicates the condition of receive buffer full. When one frame of data has been received and transferred from buffer 1 to buffer 2, this bit is set to "1" to show that buffer 2 is full (data is stored in buffer 2). When the receive buffer is read by CPU/DMAC, it is cleared to "0." If <WBUF> is set to "0," this bit is insignificant and must not be used as a status flag.

When double buffering is enabled (SC0MOD2 <WBUF> = "1"), the bit 7 flag <TBEMP> of the SC0MOD2 register indicates that transmit buffer 2 is empty. When data is moved from transmit buffer 2 to transmit buffer 1 (shift register), this bit is set to "1" indicating that transmit buffer 2 is now empty. When data is set to the transmit buffer by CPU/DMAC, the bit is cleared to "0." If <WBUF> is set to "0," this bit is insignificant and must not be used as a status flag.

13.3.19 Configurations of Transmit/Receive Buffers

13.3.20 Signal Generation Timing

1 UART mode

Receive Side

Transmit Side

d I/O interface mode:

Receive Side

Transmit Side

Note 1) Do not make any change in control register when data is being sent or received (in a state ready to transmit or receive). Note 2) Do not stop the receive operation (by setting SC0MOD0 <RXE> = "0") when data is being received. Note 3) Do not stop the transmit operation (by setting SC0MOD1 <TXE> = "0") when data is being transmitted.

13.4 Register Description (Only for Channel 0)

Fig. 13.4.1 Serial Mode Control Register 0 (for SIO0, SC0MOD0)

٦

SC0MOD1 (0xFFFF_F705)

			6			3	2		
	bit Symbol	12S ₀	FDPX1	FDPX0	TXE	SINT ₂	SINT ₁	SINT ₀	
5)	Read/Write		R/W						
	After reset								
	Function	IDLE 0: Stop 1: Operation	Transfer mode setting 00: Transfer prohibited 01: Half duplex (RX) 10: Half duplex (TX) 11: Full duplex		Transmit control 0: Disable 1: Enable	Interval time of continuous transmission 1000: None 100: 8SCLK 001: 1SCLK 101:16SCLK 010: 2SCLK 110: 32SCLK 011: 4SCLK 111: 64SCLK			Write "0."

Fig. 13.4.2 Serial Mode Control Register 1 (for SIO0, SC0MOD1)

SINT2:0 : Specifies the interval time of continuous transmission when double buffering or FIFO is enabled in the I/O interface mode. This parameter is invalid for the UART mode or when an external clock is used.

TXE : This bit enables transmission and is valid for all the transfer modes. If disabled while transmission is in progress, transmission is inhibited only after the current frame of data is completed for transmission.

FDPX1:0>: Configures the transfer mode in the I/O interface mode. Also configures the FIFO if it is enabled. In the UART mode, it is used only to specify the FIFO configuration.

I2S0 : Specifies the Idle mode operation.

SC0MOD2 (0xFFFF_F706)

- <SWRST1:0>: Overwriting "01" in place of "10" generates a software reset. When this software reset is executed, the mode register parameters SC0MOD0 <RXE>, SC0MOD1<TXE>, SC0MOD2 <TBEMP>, <RBFLL>, and <TXRUN>, control register parameters SC0CR <OERR>, <PERR>, and <FERR>, and their internal circuits are initialized.
- <WBUF>: This parameter enables or disables the transmit/receive buffers to transmit (in both SCLK output/input modes) and receive (in SCLK output mode) data in the I/O interface mode and to transmit data in the UART. In all other modes, double buffering is enabled regardless of the <WBUF> setting.
- <DRCHG>: Specifies the direction of data transfer in the I/O interface mode. In the UART mode, it is fixed to LSB first.
- <TXRUN>: This is a status flag to show that data transmission is in progress.

When this bit is set to "1," it indicates that data transmission operation is in progress. If it is "0," the bit 7 <TBEMP> is set to "1" to indicate that the transmission has been fully completed and the same <TBEMP> is set to "0" to indicate that the transmit buffer contains some data waiting for the next transmission.

- <RBFLL>: This is a flag to show whether the received double buffers are full or not. When a receive operation is completed and received data is moved from the receive shift register to the receive double buffers, this bit changes to "1" while reading this bit changes it to "0." If double buffering is disabled, this flag is insignificant.
- <TBEMP>: This flag shows that the transmit double buffers are empty. When data in the transmit double buffers is moved to the transmit shift register and the double buffers are empty, this bit is set to "1." Writing data again to the double buffers sets this bit to "0." If double buffering is disabled, this flag is insignificant.
- <SBLEN>: This specifies the length of stop bit transmission in the UART mode. On the receive side, the decision is made using only a single bit regardless of the <SBLEN> setting.

(Note) While data transmission is in progress, any software reset operation must be executed twice in succession.

Fig. 13.4.3 Serial Mode Control Register

Fig. 13.4.4 Serial Control Register (for SIO0, SC0CR)

setting BR0CR <BR0ADDE> to "0."

Fig. 13.4.5 Baud Rate Generator Control (for SIO0, BR0CR, BR0ADD)

(Note) SC0BUF works as a transmit buffer for WR operation and as a receive buffer for RD operation.

Fig. 13.4.6 SIOO Transmit/ Receive Buffer Register

<CNFG>: If enabled, the SCOMOD1 <FDPX1:0> setting automatically configures FIFO as follows:

<FDPX1:0>= 01 (Half duplex RX) ---- 4-byte RX FIFO

<FDPX1:0>=10 (Half duplex TX) ---- 4-byte TX FIFO

<FDPX1:0>=11 (Full duplex) ---- 2-Byte RX FIFO + 2-Byte TX FIFO

<RXTXCNT>:0 The function to automatically disable RXE/TXE bits is disabled.

: 1 If enabled, the SCOMOD1 <FDPX1:0> is used to set as follows:

<FDPX1:0>= 01 (Half duplex RX) ------When the RX FIFO is filled up with the specified number of valid bytes; RXE is automatically set to "0" to inhibit further reception.

- <FDPX1:0>= 10 (Half duplex TX) ------When the TX FIFO is empty, TXE is automatically set to "0" to inhibit further transmission.
- <FDPX1:0>= 11 (Full duplex) -----------When either of the above two conditions is satisfied, TXE/RXE are automatically set to "0" to inhibit further transmission and reception.

<RFIE>: When RX FIFO is enabled, receive interrupts are enabled or disabled by this parameter.

<TFIE>: When TX FIFO is enabled, transmit interrupts are enabled or disabled by this parameter.

<RFST>: When RX FIFO is enabled, the number of RX FIFO bytes to be used is selected.

- 0: The maximum number of bytes of the FIFO configured 4 bytes when <FDPX1:0>
	- $= 01$ (Half duplex RX) and 2 bytes for \langle FDPX1:0 \rangle = 11 (Full duplex)
	- 1: Same as the fill level for receive interrupt generation specified by SC0RFC <RIL1:0>.

(Note 1) Regarding TX FIFO, the maximum number of bytes being configured is always available. The available number of bytes is the bytes already written to the TX FIFO.

Fig. 13.4.7 FIFO Configuration Register

0: An interrupt is generated if FIFO is filled up with the data up to the specified level. 1: An interrupt is generated if FIFO is filled up with the data up to the specified level or more when it is read.

0: An interrupt is generated when FIFO is filled up with the data up to the specified level. 1: An interrupt is generated if FIFO is filled up with the data up to the specified level or more when it is read.

Fig. 13.4.9 Transmit FIFO Configuration Register

Fig. 13.4.10 Receive FIFO Status Register

register.

(Note) The <TUR> bit is cleared to "0" when transmit data is written to the SC0BUF register.

Fig. 13.4.11 Transmit FIFO Status Register

<SIOE>: It specifies SIO operation. When SIO operation is disabled, the clock will not be supplied to the SIO module except for the register part and thus power consumption can be reduced (other registers cannot be accessed for read/write operation). When SIO is to be used, be sure to enable SIO by setting "1" to this register before setting any other registers of the SIO module. If SIO is enabled once and then disabled, any register setting is maintained.

Fig. 13.4.12 SIO Enable Register

TMP19A61 (rev1.0)-13-340

13.5 Operation in Each Mode

13.5.1 Mode 0 (I/O interface mode)

Mode 0 consists of two modes, i.e., the "SCLK output" mode to output synchronous clock and the "SCLK input" mode to accept synchronous clock from an external source. The following operational descriptions are for the case use of FIFO is disabled. For details of FIFO operation, refer to the previous sections describing receive/transmit FIFO functions.

1 Sending data

SCLK output mode

In the SCLK output mode, if SC0MOD2<WBUF> is set to "0" and the transmit double buffers are disabled, 8 bits of data are output from the TXD0 pin and the synchronous clock is output from the SCLK0 pin each time the CPU writes data to the transmit buffer. When all data is output, the INTTX0 interrupt is generated.

If SC0MOD2 <WBUF> is set to "1" and the transmit double buffers are enabled, data is moved from transmit buffer 2 to transmit buffer 1 when the CPU writes data to transmit buffer 2 while data transmission is halted or when data transmission from transmit buffer 1 (shift register) is completed. When data is moved from transmit buffer 2 to transmit buffer 1, the transmit buffer empty flag SC0MOD2 <TBEMP> is set to "1," and the INTTX0 interrupt is generated. If transmit buffer 2 has no data to be moved to transmit buffer 1, the INTTX0 interrupt is not generated and the SCLK0 output stops.

<WBUF> "1" (if double buffering is enabled) (if there is data in buffer 2)

<WBUF> = "1" (if double buffering is enabled) (if there is no data in buffer 2)

Fig. 13.5.1.1 Send Operation in the I/O Interface Mode (SCLK0 Output Mode)

SCLK input mode

In the SCLK input mode, if SC0MOD2 <WBUF> is set to "0" and the transmit double buffers are disabled, 8-bit data that has been written in the transmit buffer is output from the TXD0 pin when the SCLK0 input becomes active. When all 8 bits are transmitted, the INTTX0 interrupt is generated. The next data to be transmitted must be written before the timing point "A" as shown in Fig. 13.5.1.2.

If SC0MOD2 <WBUF> is set to "1" and the transmit double buffers are enabled, data is moved from transmit buffer 2 to transmit buffer 1 when the CPU writes data to transmit buffer 2 before the SCLK0 becomes active or when data transmission from transmit buffer 1 (shift register) is completed. As data is moved from transmit buffer 2 to transmit buffer 1, the transmit buffer empty flag SC0MOD2 <TBEMP> is set to "1" and the INTTX0 interrupt is generated. If the SCLK0 input becomes active while no data is in transmit buffer 2, although the internal bit counter is started, an under-run error occurs and 8-bit dummy data (FFh) is transmitted.

<WBUF> = "0" (if double buffering is disabled)

<WBUF> = "1" (if double buffering is enabled) (if there is no data in buffer 2)

Fig. 13.5.1.2 Send Operation in the I/O Interface Mode (SCLK0 Input Mode)

2 Receiving data

SCLK output mode

In the SCLK output mode, if SC0MOD2 <WBUF> = "0" and receive double buffering is disabled, a synchronous clock pulse is output from the SCLK0 pin and the next data is shifted into receive buffer 1 each time the CPU reads received data. When all the 8 bits are received, the INTRX0 interrupt is generated.

The first SCLK output can be started by setting the receive enable bit SC0MOD0 <RXE> to "1." If the receive double buffering is enabled with SC0MOD2 <WBUF> set to "1," the first frame received is moved to receive buffer 2 and receive buffer 1 can receive the next frame successively. As data is moved from receive buffer 1 to receive buffer 2, the receive buffer full flag SC0MOD2 <RBFULL> is set to "1" and the INTRX0 interrupt is generated.

While data is in receive buffer 2, if CPU/DMAC cannot read data from receive buffer 2 in time before completing reception of the next 8 bits, the INTRX0 interrupt is not generated and the SCLK0 clock stops. In this state, reading data from receive buffer 2 allows data in receive buffer 1 to move to receive buffer 2 and thus the INTRX0 interrupt is generated and data reception resumes.

<WBUF> = "0" (if double buffering is disabled)

<WBUF> = "1" (if double buffering is enabled) (if data is read from buffer 2)

<WBUF> = "1" (if double buffering is enabled) (if data cannot be read from buffer 2)

Fig. 13.5.1.3 Receive Operation in the I/O Interface Mode (SCLK0 Output Mode)

SCLK input mode

In the SCLK input mode, since receive double buffering is always enabled, the received frame can be moved to receive buffer 2 and receive buffer 1 can receive the next frame successively.

The INTRX receive interrupt is generated each time received data is moved to receive buffer 2.

OERR

If data cannot be read from buffer 2

Fig. 13.5.1.4 Receive Operation in the I/O Interface Mode (SCLK0 Input Mode)

(Note) To receive data, SC0MOD <RXE> must always be set to "1" (receive enable) regardless of the SCLK input or output mode.

TMP19A61 (rev1.0)-13-345

3 Send and receive (full-duplex)

The full-duplex mode is enabled by setting bit 6 <FDPX0> of the serial mode control register 1 (SC0MOD1) to "1."

SCLK output mode

In the SCLK output mode, if SC0MOD2 <WBUF> is set to "0" and both the send and receive double buffers are disabled, SCLK is output when the CPU writes data to the transmit buffer. Subsequently, 8 bits of data are shifted into receive buffer 1 and the INTRX0 receive interrupt is generated. Concurrently, 8 bits of data written to the transmit buffer are output from the TXD0 pin, the INTTX0 send interrupt is generated when transmission of all data bits has been completed. Then, the SCLK output stops. In this, the next round of data transmission and reception starts when the data is read from the receive buffer and the next send data is written to the transmit buffer by the CPU. The order of reading the receive buffer and writing to the transmit buffer can be freely determined. Data transmission is resumed only when both conditions are satisfied.

If SC0MOD2 <WBUF> = "1" and double buffering is enabled for both transmission and reception, SCLK is output when the CPU writes data to the transmit buffer. Subsequently, 8 bits of data are shifted into receive buffer 1, moved to receive buffer 2, and the INTRX0 interrupt is generated. While 8 bits of data is received, 8 bits of transmit data is output from the TXD0 pin. When all data bits are sent out, the INTTX0 interrupt is generated and the next data is moved from the transmit buffer 2 to transmit buffer 1. If transmit buffer 2 has no data to be moved to transmit buffer 1 (SC0MOD2 \leq TBEMP> = 1) or when receive buffer 2 is full (SC0MOD2 \leq RBFULL> = 1), the SCLK output is stopped. When both conditions are satisfied, i.e., receive data is read and send data is written, the SCLK output is resumed and the next round of data transmission is started.

<WBUF> = "0" (if double buffering is disabled)

TMP19A61 (rev1.0)-13-346

<WBUF> = "1" (if double buffering is enabled)

<WBUF> = "1" (if double buffering is enabled)

Fig. 13.5.1.5 Send/Receive Operation in the I/O Interface Mode (SCLK0 Output Mode)

SCLK input mode

In the SCLK input mode with SC0MOD2 <WBUF> set to "0" and the send double buffers are disabled (double buffering is always enabled for the receive side), 8-bit data written in the transmit buffer is output from the TXD0 pin and 8 bits of data is shifted into the receive buffer when the SCLK input becomes active. The INTTX0 interrupt is generated upon completion of data transmission and the INTRX0 interrupt is generated at the instant the received data is moved from receive buffer 1 to receive buffer 2. Note that transmit data must be written into the transmit buffer before the SCLK input for the next frame (data must be written before the point A in Fig. 13.5.1.6). As double buffering is enabled for data reception, data must be read before completing reception of the next frame data.

If SC0MOD2 <WBUF> = "1" and double buffering is enabled for both transmission and reception, the interrupt INTRX0 is generated at the timing transmit buffer 2 data is moved to transmit buffer 1 after completing data transmission from transmit buffer 1. At the same time, the 8 bits of data received is shifted to buffer 1, moved to receive buffer 2, and the INTRX0 interrupt is generated. Upon the SCLK input for the next frame, transmission from transmit buffer 1 (in which data has been moved from transmit buffer 2) is started while receive data is shifted into receive buffer 1 simultaneously. If data in receive buffer 2 has not been read when the last bit of the frame is received, an overrun error occurs. Similarly, if there is no data written in transmit buffer 2 when SCLK for the next frame is input, an under-run error occurs.

<WBUF> = "0" (if double buffering is disabled)

TMP19A61 (rev1.0)-13-348

<WBUF> = "1" (if double buffering is enabled) (no errors)

<WBUF> = "1" (if double buffering is enabled) (error generation)

Fig. 13.5.1.6 Send/Receive Operation in the I/O Interface Mode (SCLK0 Input Mode)

13.5.2 Mode 1 (7-bit UART Mode)

The 7-bit UART mode can be selected by setting the serial mode control register (SC0MOD <SM1, 0>) to "01."

In this mode, parity bits can be added to the transmit data stream; the serial mode control register (SC0CR <PE>) controls the parity enable/disable setting. When <PE> is set to "1" (enable), either even or odd parity may be selected using the SC0CR <EVEN> bit. The length of the stop bit can be specified using SC0MOD2<SBLEN>.

13.5.3 Mode 2 (8-bit UART Mode)

The 8-bit UART mode can be selected by setting SC0MOD0 <SM1:0> to "10." In this mode, parity bits can be added and parity enable/disable is controlled using SC0CR <PE>. If <PE> = "1" (enabled), either even or odd parity can be selected using SC0CR <EVEN>.

Main routine settings

An example of interrupt routine process

13.5.4 Mode 3 (9-bit UART)

The 9-bit UART mode can be selected by setting SC0MOD0 <SM1:0> to "11." In this mode, parity bits must be disabled (SC0CR \langle PE $>$ = "0").

The most significant bit (9th bit) is written to bit 7 <TB8> of the serial mode control register 0 (SC0MOD0) for transmit data and it is stored in bit 7 <RB8> of the serial control register SC0CR upon receiving data. When writing or reading data to/from the buffers, the most significant bit must be written or read first before writing or reading to/from SC0BUF. The stop bit length can be specified using SC0MOD2 <SBLEN>.

Wakeup function

In the 9-bit UART mode, slave controllers can be operated in the wake-up mode by setting the wake-up function control bit SC0MOD0 <WU> to "1." In this case, the interrupt INTRX0 will be generated only when SC0CR <RB8> is set to "1."

(Note) The TXD pin of the slave controller must be set to the open drain output mode using the ODE register.

Fig. 13.5.4.1 Serial Links to Use Wake-up Function

Protocol

- **1** Select the 9-bit UART mode for the master and slave controllers.
- d Set SC0MOD <WU> to "1" for the slave controllers to make them ready to receive data.
- **The master controller is to send a single frame of data that includes the slave controller** select code (8 bits). In this, the most significant bit (bit 8) <TB8> must be set to "1."

- f Every slave controller receives the above data frame; if the code received matches with the controller's own select code, it clears the WU bit to "0."
- g The master controller transmits data to the designated slave controller (the controller of which SC0MOD <WU> bit is cleared to "0"). In this, the most significant bit (bit 8) <TB8> must be set to "0."

- h The slave controllers with the <WU> bit set to "1" ignore the receive data because the most significant bit (bit 8) <RB8> is cleared to "0" and thus no interrupt (INTRX0) is generated. Also, the slave controller with the <WU> bit cleared to "0" can transmit data to the master controller to inform that the data has been successfully received.
	- Example setting: Using the internal clock $f_{S\gamma S}/2$ as the transfer clock, two slave controllers are serially linked as follows:

³ Master controller setting

Main routine

<WU> to "1."

SC0MOD0 \leftarrow 0 0 1 1 1 1 1 0 Sets the 9-bit UART mode and $f_{\text{SYS}}/2$ transfer clock and sets

Interrupt routine (INTRX0)

14 **Serial Channel (HSIO)**

This device has two high-speed serial I/O channels, HSIO0 and HSIO1. Each channel can select the UART mode (asynchronous communication) or the I/O interface mode (synchronous communication).

I/O interface mode Mode 0: This is the mode to transmit and receive I/O data and associated synchronization signals (HSCLK) to extend I/O.

Mode 1: TX/RX Data Length: 7 bits Asynchronous (UART) mode $-\leftarrow$ Mode 2: TX/RX Data Length: 8 bits Mode 3: TX/RX Data Length: 9 bits

In the above modes 1 and 2, parity bits can be added. The mode 3 has a wakeup function in which the master controller can start up slave controllers via the serial link (multi-controller system). Fig. 14-2 shows the block diagram of HSIO0.

Each channel, which operates independently, consists of a prescaler, a serial clock generation circuit, a receive buffer and its control circuit, and a transmit buffer and its control circuit.

As the HSIO0 and HSIO8 operate in the same way, only HSIO0 is described here.

• Mode 0 (I/O interface mode)/LSB first bit 0 **X** 1 **X** 2 **X** 3 **X** 4 **X** 5 **X** 6 **X** 7 Transmission direction • Mode 0 (I/O interface mode)/MSB first bit 7 **X** 6 **X** 5 **X** 4 **X** 3 **X** 2 **X** 1 **X** 0 ۰ Transmission direction • Mode 1 (7-bit UART mode) Without parity start **/**, bit 0 **X** 1 **X** 2 **X** 3 **X** 4 **X** 5 **X** 6 Ystop With parity start **/** bit 0 **)** 1 **)** 2 **)** 3 **)** 4 **)** 5 **)** 6 **)** parity **/** stop • Mode 2 (8-bit UART mdoe) Without parity 7 start **/** bit 0 **X** 1 **X** 2 **X** 3 **X** 4 **X** 5 **X** 6 **X** 7 **Y** stop bit 0 **X** 1 **X** 2 **X** 3 **X** 4 **X** 5 **X** 6 start λ bit α λ 1 λ 2 λ 3 λ 4 λ 5 λ 6 λ 7 λ parity istop With parity bit 0 **X** 1 **X** 2 **X** 3 **X** 4 **X** 5 **X** 6 7 • Mode 3 (9-bit UART mode) start **/** bit 0 **X** 1 **X** 2 **X** 3 **X** 4 **X** 5 **X** 6 **X** 7 **X** 8 **Y** stop start \int bit 0 \int 1 \int 2 \int 3 \int 4 \int 5 \int 6 \int 7 \int bit 8 \int Stop(wake-up) If bit 8=1, represents address (select code). If bit 8=0, represents data.

Fig. 14-1 Data Format

TMP19A61(rev 1.0)14-355

(Note) The baud rate generator cannot be set for "divide by 1".

TMP19A61(rev. 1.0) 14-356

14.1 Operation of Each Circuit (HSIO Channel 0)

14.1.1 Baud Rate Generator

The baud rate generator generates transmit and receive clocks to determine the serial channel transfer rate.

The baud rate generator uses the sys/2 clock.

The baud rate generator contains built-in dividers for divide by 1, $(N + m/16)$, and 64 where N is a number from 2 to 63 and m is a number from 0 to 15. The division is performed according to the settings of the baud rate control registers HBR0CR <BR0ADDE> <BR3S3:0> and HBR0ADD <BR0K3:0> to determine the resulting transfer rate.

- UART mode
- 1) If HBROCR <BROADDE> = 0 ,

The setting of HBR0ADD <BR0K3:0 $>$ is ignored and the counter is divided by N where N is the value set to HBR0CR <BR0S5:0>. ($N = 1$ to 64).

2) If HBR0CR<BR0ADDE>=1,

The $N + (16 - K)/16$ division function is enabled and the division is made by using the values N (set in HBR0CR <BR0S3:0>) and K (set in HBR0ADD <BR0K3:0>). ($N = 2$ to 63, $K = 1$ to 15).

 (Note) For the N values of 1 and 64, the above N+(16-K)/16 division function is inhibited. So, be sure to set HBR0CR<BR0ADDE> to "0."

• I/O interface mode

The N + (16 - K)/16 division function cannot be used in the I/O interface mode. Be sure to divide by N, by setting HBR0CR <BR0ADDE> to "0".

- Baud rate calculation to use the baud rate generator:
	- 1) UART mode

Baud rate = $\frac{fsys}{Frequency\ divided\ by\ the\ divide\ ratio} \div 16$

The highest baud rate out of the baud rate generator is 3.38 Mbps when fsys is 54 MHz (2.5 Mbps if fsys when 40MHz).

2) I/O interface mode

Baud rate = $\frac{fsys}{Frequency \text{divided by the divide ratio}} \div 2$

The highest baud rate will be generated when fsys is 54 MHz. If double buffering is used, the divide ratio can be set to "2" and the resulting output baud rate will be 13.5 Mbps. If double buffering is not used, the highest baud rate will be 6.75 Mbps applying the divide ratio of "4".

- **Examples of baud rate setting:**
- 1) Division by an integer (divide by N)

Using the baud rate generator input clock sys, setting the divide ratio N (HBR0CR<BR0S5:0>) = 4, and setting HBR0CR<BR0ADDE> = "0," the resulting baud rate in the UART mode is calculated as follows:

* Clocking conditions | System clock :High-speed (fc) | High-speed clock gear:x1 (fc) Baud rate = $\frac{\text{fsys}}{4} \div 16$ $= 54 \times 10^6 \div 4 \div 16 = 843.8$ k (bps)

(Note) The divide by (N + (16-K)/16) function is inhibited and thus HBR0ADD <BR0K3:0> is ignored.

1) For divide by $N + (16-K)/16$ (only for UART mode)

Using the baud rate generator fsys, setting the divide ratio N (HBR0CR<BR3S5:0>) = 4, setting K (HBR0ADD<BR3K3:0>) = 14, and selecting HBR0CR<BR3ADDE> = 1, the resulting baud rate is calculated as follows:

* Clocking conditions
\n
$$
\begin{cases}\n\text{System clock: high-speed (fc)} \\
\text{High-speed clock gear: x1 (fc)} \\
\text{Baud rate} = \frac{\text{Fsys}}{4 + \frac{(16 \cdot 14)}{16}} \div 16 \\
\end{cases}
$$
\n= 54 × 10⁶ ÷ (4 + $\frac{2}{16}$) ÷ 16 = 818.2K (bps)

Also, an external clock input may be used as the serial clock. The resulting baud rate calculation is shown below:

- Baud rate calculation for an external clock input:
	- 1) UART mode

Baud Rate = external clock input \div 16

In this, the period of the external clock input must be equal to or greater than 2/fsys. If fsys = 54 MHz, the highest baud rate will be $54 / 4 / 16 = 843.8$ (kbps).

2) I/O interface mode

Baud rate = External clock input

When double buffering is used, it is necessary to satisfy the following relationship:

External clock input period > 6/fsys

Therefore, when fsys = 54 MHz, the baud rate must be set to a rate lower than 54 / 6 $= 9$ (Mbps).

When double buffering is not used, it is necessary to satisfy the following relationship:

External clock input period > 8/fsys

Therefore, when fsys = 54 MHz, the baud rate must be set to a rate lower than 54 / 8 = 6.75 (Mbps).
14.1.2 High-speed Serial Clock Generation Circuit

This circuit generates basic transmit and receive clocks.

I/O interface mode

In the HSCLK output mode with the HSC0CR <IOC> serial control register set to "0," the output of the previously mentioned baud rate generator is divided by 2 to generate the basic clock.

In the HSCLK input mode with HSC0CR <IOC> set to "1," rising and falling edges are detected according to the HSC0CR <SCLKS> setting to generate the basic clock.

• Asynchronous (UART) mode

According to the settings of the serial control mode register HSC0MOD0 <SC1:0>, either the clock from the baud rate generator, the system clock (f_{SYS}) , the internal output signal of the TMRB8 timer, or the external clock (HSCLKO pin) is selected to generate the basic clock, HSIOCL.

14.1.3 Receive Counter

The receive counter is a 4-bit binary counter used in the asynchronous (UART) mode and is up-counted by HSIOCLK. Sixteen HSIOCLK clock pulses are used in receiving a single data bit while the data symbol is sampled at the seventh, eighth, and ninth pulses. From these three samples, majority logic is applied to decide the received data.

14.1.4 Receive Control Unit

• I/O interface mode

In the HSCLK output mode with HSC0CR <IOC> set to "0," the HRXD0 pin is sampled on the rising edge of the shift clock output to the HSCLK0 pin.

In the HSCLK input mode with HSC0CR <IOC> set to "1," the serial receive data HRXD0 pin is sampled on the rising or falling edge of HSCLK input depending on the HSC0CR <SCLKS> setting.

• Asynchronous (UART) mode:

The receive control unit has a start bit detection circuit, which is used to initiate receive operation when a normal start bit is detected.

14.1.5 Receive Buffer

The receive buffer is of a dual structure to prevent overrun errors. Receive Buffer 1 (a shift register) stores the received data bit-by-bit. When a complete set of bits have been stored, they are moved to Receive Buffer 2 (HSC0BUF). At the same time, the receive buffer full flag (HSC0MOD2 "RBFLL") is set to "1" to indicate that valid data is stored in Receive Buffer 2. However, if the receive FIFO is set enabled, the receive data is moved to the receive FIFO and this flag is immediately cleared.

If the receive FIFO has been disabled (HSCOFCNF <CNFG> = 0 and HSC0MOD1<FDPX1:0> = 01), the HINTRX0 interrupt is generated at the same time. If the receive FIFO has been enabled (HSCNFCNF <CNFG> = 1 and HSC0MOD1<FDPX1:0> 01/11), an interrupt will be generated according to the HSC0RFC <RIL1:0> setting.

The CPU will read the data from either Receive Buffer 2 (HSC0BUF) or from the receive FIFO (the address is the same as that of the receive buffer). If the receive FIFO has not been enabled, the receive buffer full flag <RBFLL> is cleared to "0" by the read operation. The next data received can be stored in Receive Buffer 1 even if the CPU has not read the previous data from Receive Buffer 2 (HSC0BUF) or the receive FIFO.

If HSCLK is set to generate clock output in the I/O interface mode, the double buffer control bit HSC0MOD2 <WBUF> can be programmed to enable or disable the operation of Receive Buffer 2 (HSCOBUF).

By disabling Receive Buffer 2 and also disabling the receive FIFO (HSCOFCNF <CNFG> = 0 and <FDPX1:0> = 01), handshaking with the other side of communication can be enabled and the HSCLK output stops each time one frame of data is transferred. In this setting, the CPU reads data from Receive Buffer 1. By the read operation of CPU, the HSCLK output resumes.

If the Receive Buffer 2 (i.e., double buffering) is enabled but the receive FIFO is not enabled, the HSCLK output is stopped when the first receive data is moved from Receive Buffer 1 to Receive Buffer 2 and the next data is stored in the first buffer filling both buffers with valid data. When Receive Buffer 2 is read, the data of Receive Buffer 1 is moved to Receive Buffer 2 and the HSCLK output is resumed upon generation of the receive interrupt HINTRX. Therefore, no buffer overrun error will be caused in the I/O interface HSCLK output mode regardless of the setting of the double buffer control bit HSC0MOD2 <WBUF>.

If Receive Buffer 2 (double buffering) is enabled and the receive FIFO is also enabled (HSCNFCNF<CNFG>=1 and HSC0MOD1<FDPX1:0> 01/11), the HSCLK output will be stopped when the receive FIFO is full (according to the setting of HSCOFNCF<RFST>) and both Receive Buffers 1 and 2 contain valid data. Also in this case, if HSC0FCNF<RXTXCNT> has been set to "1," the receive control bit RXE will be automatically cleared upon suspension of the HSCLK output. If it is set to "0," automatic clearing will not be performed.

(Note) In this mode, the HSC0CR <OERR> flag is insignificant and the operation is undefined. Therefore, before switching from the HSCLK output mode to another mode, the HSC0CR register must be read to initialize this flag.

In other operating modes, the operation of Receive Buffer 2 is always valid, and it enables to improve the performance of continuous data transfer. If the receive FIFO is not enabled, an overrun error occurs when the data in Receive Buffer 2 (HSC0BUF) has not been read before Receive Buffer 1 is full with the next receive data. If an overrun error occurs, data in Receive Buffer 1 will be lost while data in Receive Buffer 2 and the contents of HSC0CR <RB8> remain intact. If the receive FIFO is enabled, the FIFO must be read before the FIFO is full and Receive Buffer 2 is written by the next data through the first buffer. Otherwise, an overrun error will be generated and the receive FIFO overrun error flag will be set. Even in this case, the data already in the receive FIFO remains intact.

The parity bit to be added in the 8-bit UART mode as well as the most significant bit in the 9-bit UART mode will be stored in HSC0CR <RB8>.

In the 9-bit UART mode, the slave controller can be operated in the wake-up mode by setting the wake-up function HSC0MOD0 <WU> to "1." In this case, the interrupt HINTRX0 will be generated only when HSC0CR <RB8> is set to "1."

14.1.6 Receive FIFO Buffer

In addition to the double buffer function already described, data may be stored using the receive FIFO buffer. By setting <CNFG> of the HSC0FCNF register and <FDPX1:0> of the HSC0MOD1 register, the 4-byte receive buffer can be enabled. Also, in the UART mode or I/O interface mode, data may be stored up to a predefined fill level. When the receive FIFO buffer is to be used, be sure to enable the double buffer function.

14.1.7 Receive FIFO Operation

c I/O interface mode with HSCLK output

The following example describes the case a 4-byte data stream is received in the half duplex mode:

HSC0RFC<7:6>=01: Clears receive FIFO and sets the condition of interrupt generation.

HSC0RFC<1:0>=00: Sets the interrupt to be generated at fill level 4.

HSC0FCNF <1:0>=10111: Automatically inhibits continued reception after reaching the fill level.

The number of bytes to be used in the receive FIFO is the same as the interrupt generation fill level.

In this condition, 4-byte data reception may be initiated by setting the half duplex transmission mode and writing "1" to the RXE bit. After receiving 4 bytes, the RXE bit is automatically cleared and the receive operation is stopped (HSCLK is stopped)

Fig. 14-3 Receive FIFO Operation

d I/O interface mode with HSCLK input

The following example describes the case a 4-byte data stream is received:

HSC0RFC <7:6> = 10: Clears receive FIFO and sets the condition of interrupt generation

HSC0RFC <1:0> = 00: Sets the interrupt to be generated at fill level 4.

HSC0FCNF <1:0> = 10101: Automatically allows continued reception after reaching the fill level.

The number of bytes to be used in the receive FIFO is the maximum allowable number.

In this condition, 4-byte data reception can be initiated along with the input clock by setting the half duplex transmission mode and writing "1" to the RXE bit. When the 4-byte data reception is completed, the receive FIFO interrupt will be generated.

Note that preparation for the next data reception can be managed in this setting, i.e., the next 4-byte data can be received before data is fully read from the FIFO.

Fig. 14-4 Receive FIFO Operation

14.1.8 Transmit Counter

The transmit counter is a 4-bit binary counter used in the asynchronous communication (UART) mode. It is counted by HSIOCLK as in the case of the receive counter and generates a transmit clock (TXDCLK) on every 16th clock pulse.

14.1.9 Transmit Control Unit

• I/O interface mode:

In the HSCLK output mode with HSC0CR <IOC> set to "0," each bit of data in the transmit buffer is output to the HTXD0 pin on the rising edge of the shift clock output from the HSCLK0 pin.

In the HSCLK input mode with HSC0CR <IOC> set to "1," each bit of data in the transmit buffer is output to the HTXD0 pin on the rising or falling edge of the input HSCLK signal according to the HSC0CR <SCLKS> setting.

• Asynchronous (UART) mode :

When the CPU writes data to the transmit buffer, the transmitting of data begins on the rising edge of the next HTXDCLK and a transmit shift clock (HTXDSFT) is generated.

Handshake function

The HCTS pin enables frame by frame data transmission so that overrun errors can be prevented. This function can be enabled or disabled by HSC0MOD0 <CTSE>.

When the H CTS0 pin is set to the "H" level, the current data transmission can be completed but the next data transmission is suspended until the H \overline{CTSO} pin returns to the "L" level. However in this case, the HINTTX0 interrupt is generated, the next transmit data is requested to the CPU, data is written to the transmit buffer, and it waits until it is ready to transmit data.

Although no H RTS pin is provided, a handshake control function can be easily implemented by assigning a port for the HRTS function. By setting the port to "H" level upon completion of data reception (in the receive interrupt routine), the transmit side can be requested to suspend data transmission.

(Note) c **If the H CTS signal is set to "H" during transmission, the next data transmission is suspended after the current transmission is completed.** d **Data transmission starts on the first falling edge of the HTXDCLK clock after HCTS is set to "L".**

Fig. 14-7 H **CTS** (Clear to Transmit) Signal Timing

14.1.10 Transmit Buffer

The transmit buffer (HSC0BUF) is in a dual structure. The double buffering function may be enabled or disabled by setting the double buffer control bit <WBUF> in serial mode control register 2 (HSC0MOD2). If double buffering is enabled, data written to Transmit Buffer 2 (HSCOBUF) is moved to Transmit Buffer 1 (shift register).

 If the transmit FIFO has been disabled (HSCOFCNF <CNFG> = 0 or 1 and <FDPX1:0> = 01), the HINTTX0 transmit interrupt is generated at the same time and the transmit buffer empty flag <TBEMP> of HSC0MOD2 is set to "1." This flag indicates that Transmit Buffer 2 is now empty and that the next transmit data can be written. When the next data is written to Transmit Buffer 2, the <TBEMP> flag is cleared to "0."

If the transmit FIFO has been enabled (HSCNFCNF <CNFG> = 1 and <FDPX1:0> = 10/11), any data in the transmit FIFO is moved to the Transmit Buffer 2 and <TBEMP> flag is immediately cleared to "0." The CPU writes data to Transmit Buffer 2 or to the transmit FIFO.

If the transmit FIFO is disabled in the I/O interface HSCLK input mode and if no data is set in Transmit Buffer 2 before the next frame clock input, which occurs upon completion of data transmission from Transmit Buffer 1, an under-run error occurs. Then a serial control register (HSC0CR) <PERR> parity/under-run flag is set.

If the transmit FIFO is enabled in the I/O interface HSCLK input mode, when data transmission from Transmit Buffer 1 is completed, the Transmit Buffer 2 data is moved to Transmit Buffer 1 and any data in transmit FIFO is moved to Transmit Buffer 2 at the same time.

If the transmit FIFO is disabled in the I/O interface HSCLK output mode, when data in Transmit Buffer 2 is moved to Transmit Buffer 1. When the data transmission is completed, the HSCLK output stops. So, no under-run errors can be generated.

If the transmit FIFO is enabled in the I/O interface HSCLK output mode, the HSCLK output stops upon completion of data transmission from Transmit Buffer 1 if there is no valid data in the transmit FIFO.

(Note) In the I/O interface HSCLK output mode, the HSC0CR <PERR> flag is insignificant. In this case, the operation is undefined. Therefore, to switch from the HSCLK output mode to another mode, HSC0CR must be read in advance to initialize the flag.

If double buffering is disabled, the CPU writes data only to Transmit Buffer 1 and the transmit interrupt HINTTX0 is generated upon completion of data transmission.

If handshaking with the other side is necessary, set the double buffer control bit <WBUF> to "0" (disable) to disable Transmit Buffer 2 and do not use the transmit FIFO function.

14.1.11 Transmit FIFO Buffer

In addition to the double buffer function already described, data may be stored using the transmit FIFO buffer. By setting <HCNFG> of the HSC0FCNF register and <FDPX1:0> of the HSC0MOD1 register, the 4-byte transmit buffer can be enabled. In the UART mode or I/O interface mode, up to 4 bytes of data may be stored.

14.1.12 Transmit FIFO Operation

c I/O interface mode with HSCLK output (normal mode):

The following example describes the case a 4-byte data stream is transmitted:

HSC0TFC <7:6> = 01: Clears transmit FIFO and sets the condition of interrupt generation

HSC0TFC <1:0> = 00: Sets the interrupt to be generated at fill level 0.

HSC0FCNF <1:0> = 01011: Inhibits continued transmission after reaching the fill level.

In this condition, data transmission can be initiated by setting the transfer mode to half duplex, writing 4 bytes of data to the transmit FIFO, and setting the <TXE> bit to "1." When the last transmit data is moved to the transmit buffer, the transmit FIFO interrupt is generated. When transmission of the last data is completed, the clock is stopped and the transmission sequence is terminated.

Fig. 14-8 Transmit FIFO Operation

d I/O interface mode with HSCLK input (normal mode):

The following example describes the case a 4-byte data stream is transmitted:

HSC0TFC <1:0> = 01: Clears the transmit FIFO and sets the condition of interrupt generation.

HSC0TFC <7:2> = 000000: Sets the interrupt to be generated at fill level 0.

HSC0FCNF <4:0> = 01001: Allows continued transmission after reaching the fill level.

In this condition, data transmission can be initiated depend on the input clock by setting the transfer mode to half duplex, writing 4 bytes of data to the transmit FIFO, and setting the <TXE> bit to "1." When the last transmit data is moved to the transmit buffer, the transmit FIFO interrupt is generated.

Fig. 14-9 Transmit FIFO Operation

14.1.13 Parity Control Circuit

If the parity addition bit <PE> of the serial control register HSC0CR is set to "1," data is sent with the parity bit. Note that the parity bit may be used only in the 7- or 8-bit UART mode. The <EVEN> bit of HSC0CR selects either even or odd parity.

Upon data transmission, the parity control circuit automatically generates the parity with the data written to the transmit buffer (HSC0BUF). After data transmission is complete, the parity bit will be stored in HSC0BUF bit 7 <TB7> in the 7-bit UART mode and in bit 7 <TB8> in the serial mode control register HSC0MOD in the 8-bit UART mode. The <PE> and <EVEN> settings must be completed before data is written to the transmit buffer.

Upon data reception, the parity bit for the received data is automatically generated while the data is shifted to Receive Buffer 1 and moved to Receive Buffer 2 (HSC0BUF). In the 7-bit UART mode, the parity generated is compared with the parity stored in HSC0BUF <RB7>, while in the 8-bit UART mode, it is compared with the bit 7 <RB8> of the HSC0CR register. If there is any difference, a parity error occurs and the <PERR> flag of the HSC0CR register is set.

In the I/O interface mode, the HSC0CR <PERR> flag functions as an under-run error flag, not as a parity flag.

14.1.14 Error Flag

Three error flags are provided to increase the reliability of received data.

1. Overrun error <OERR>: Bit 4 of the serial control register HSC0CR

In both UART and I/O interface modes, this bit is set to "1" when an error is generated by completing the reception of the next frame receive data before the receive buffer has been read. If the receive FIFO is enabled, the received data is automatically moved to the receive FIFO and no overrun error will be generated until the receive FIFO is full (or until the usable bytes are fully occupied). This flag is set to "0" when it is read. In the I/O interface HSCLK output mode, no overrun error is generated and therefore, this flag is inoperative and the operation is undefined.

2. Parity error/under-run error <PERR>: Bit 3 of the HSC0CR register

In the UART mode, this bit is set to "1" when a parity error is generated. A parity error is generated when the parity generated from the received data is different from the parity received. This flag is set to "0" when it is read.

In the I/O interface mode, this bit indicates an under-run error. When the double buffer control bit <WBUF> of the serial mode control register HSC0MOD2 is set to "1" in the HSCLK input mode, if no data is set to the transmit double buffer before the next data transfer clock after completing the transmission from the transmit shift register, this error flag is set to "1" indicating an under-run error. If the transmit FIFO is enabled, any data content in the transmit FIFO will be moved to the buffer. When the transmit FIFO and the double buffer are both empty, an under-run error will be generated. Because no under-run errors can be generated in the HSCLK output mode, this flag is inoperative and the operation is undefined. If Transmit Buffer 2 is disabled, the under-run flag <PERR> will not be set. This flag is set to "0" when it is read.

3. Framing error <FERR>: Bit 2 of the HSC0CR register:

In the UART mode, this bit is set to "1" when a framing error is generated. This flag is set to "0" when it is read. A framing error is generated if the corresponding stop bit is determined to be "0" by sampling the bit at around the center. Regardless of the <SBLEN> (stop bit length) setting of the serial mode control register 2, HSC0MOD2, the stop bit status is determined by only 1 bit on the receive side.

Operation mode	Error flag	Function
UART	OERR	Overrun error flag
	PERR	Parity error flag
	FERR	Framing error flag
I/O interface (HSCLK input)	OERR	Overrun error flag
	PERR	Underrun error flag(WBUF -1)
		Fixed to $0(WBUF 0)$
	FERR	Fixed to 0
I/O interface (HSCLK output)	OFRR	Operation undefined
	PFRR	Operation undefined
	FERR	Fixed to 0

TMP19A61(rev 1.0)14-369

14.1.15 Direction of Data Transfer

In the I/O interface mode, the direction of data transfer can be switched between "MSB first" and "LSB first" by the data transfer direction setting bit <DRCHG> of the HSC0MOD2 serial mode control register 2. Don't switch the direction when data is being transferred.

14.1.16 Stop Bit Length

In the UART mode transmission, the stop bit length can be set to either 1 or 2 bits by bit 4 <SBLEN> of the HSC0MOD2 register.

14.1.17 Status Flag

If the double buffer function is enabled $(HSCOMOD2 \lt WBUF > = "1"),$ the bit 6 flag <RBFLL> of the HSC0MOD2 register indicates the condition of receive buffer full. When one frame of data has been received and transferred from buffer 1 to buffer 2, this bit is set to "1" to show that buffer 2 is full (data is stored in buffer 2). When the receive buffer is read by CPU/DMAC, it is cleared to "0." If <WBUF> is set to "0," this bit is insignificant and must not be used as a status flag. When double buffering is enabled (HSC0MOD2 <WBUF> = "1"), the bit 7 flag <TBEMP> of the HSC0MOD2 register indicates that transmit buffer 2 is empty. When data is moved from Transmit Buffer 2 to Transmit Buffer 1 (shift register), this bit is set to "1" indicating that Transmit Buffer 2 is now empty. When data is set to the transmit buffer by CPU/DMAC, the bit is cleared to "0." If <WBUF> is set to "0," this bit is insignificant and must not be used as a status flag.

14.1.18 Configurations of Transmit/Receive Buffers

14.1.19 Software Reset

Software reset is generated by writing bit 1, 0 <SWRST1:0> of HSC0MOD2 register as "10" followed by "01". As a result, mode registers HSC0MOD0<RXE>, HSC0MOD1<TXE> HSC0MOD2<TBEMP>,<RBFLL>,<TXRUN>, control registers HSC0CR<OERR>, <PERR>, <FERR> and their internal circuits are initialized. Other conditions are intact.

14.1.20 Signal Generation Timing

\circledcirc UART Mode:

Receive Side

Transmit Side

d I/O interface mode:

Receive Side

Transmit Side

Note 1) Do not modify any control register when data is being transmitted or received (in a state ready to transmit or receive). Note 2) Do not stop the receive operation (by setting HSC0MOD0<RXE>="0")

- **when data is being received. Note 3) Do not stop the transmit operation (by setting HSC0MOD1<TXE>="0")**
	- **when data is being transmitted.**

14.2 Register Description (Only for Channel 0)

Fig. 14-10 Serial Mode Control Register 0 (for HSIO0, HSC0MOD0)

HSC₀ $(0xFFF$

Fig. 14-11 Serial Mode Control Register 1 (for HSIO0, HSC0MOD1)

- <SINT2:0>: Specifies the interval time of continuous transmission when double buffering or/and FIFO is enabled in the I/O interface mode. This parameter is invalid for the UART mode.
- <TXE>: This bit enables transmission and is valid for all the transfer modes. If disabled while transmission is in progress, transmission is inhibited only after the current frame of data is completed for transmission.
- <FDPX1:0>: Configures the transfer mode in the I/O interface mode. Also configures the FIFO if it is enabled. In the UART mode, it is used only to specify the FIFO configuration.
- <I2S0>: Specifies the Idle mode operation.

(Note 1) The registers must be byte accessed in setting them. (Note 2) Please specify the mode first and then specify <TXE> bit.

HSC0MOD2 (0xFFFF_E806)

<SWRST1:0>: Overwriting "01" in place of "10" generates a software reset. When this software reset is executed, the mode register parameters HSC0MOD0<RXE>, HSCMOD1<TXE> HSC0MOD2<TBEMP>,<RBFLL>,<TXRUN>, control register parameters HSC0CR<OERR>, <PERR>, <FERR>, and their internal circuits are initialized.

- <WBUF>: This parameter enables or disables the transmit/receive buffers to transmit (in both HSCLK output/input modes) and receive (in HSCLK output mode) data in the I/O interface mode and to transmit data in the UART. In all other modes, double buffering is enabled regardless of the <WBUF> setting.
- <DRCHG>: Specifies the direction of data transfer in the I/O interface mode. In the UART mode, it is fixed to LSB first.
- <TXRUN>: This is a status flag to show that data transmission is in progress.

When this bit is set to "1," it indicates that data transmission operation is in progress. If it is "0," the bit 7 <TBEMP> is set to "1" to indicate that the transmission has been fully completed and the same <TBEMP> is set to "0" to indicate that the transmit buffer contains some data waiting for the next transmission.

- <RBFLL>: This is a flag to show that the receive double buffers are full. When a receive operation is completed and received data is moved from the receive shift register to the receive double buffers, this bit changes to "1" while reading this bit changes it to "0." If double buffering is disabled, this flag is insignificant.
- <TBEMP>: This flag shows that the transmit double buffers are empty. When data in the transmit double buffers is moved to the transmit shift register and the double buffers are empty, this bit is set to "1." Writing data again to the double buffers sets this bit to "0." If double buffering is disabled, this flag is insignificant.
- <SBLEN>: This specifies the length of stop bit transmission in the UART mode. On the receive side, the decision is made using only a single bit regardless of the <SBLEN> setting.

(Note 1) While data transmission is in progress, any software reset operation must be executed twice in succession. The registers must be byte accessed in setting them.

Fig. 14.12 Serial Mode Control Register

Fig. 14-13 Serial Control Register (for HSIO0, HSC0CR)

(Note) All the error flags are cleared when read.

The registers must be byte accessed in setting them.

Note: HSC0BUF works as a transmit buffer for WR operation and as a receive buffer for RD operation.

<CNFG>: If enabled, the HSCOMOD1 <FDPX1:0> setting automatically configures FIFO as follows:

<FDPX1:0>=01 (Half duplex RX) ---- 4-byte RX FIFO

<FDPX1:0>=10 (Half duplex TX) ---- 4-byte TX FIFO

<FDPX1:0>=11 (Full duplex) ---- 2-Byte RX FIFO + 2-Byte TX FIFO

<RXTXCNT>:0 The function to automatically disable RXE/TXE bits is disabled.

1: If enabled, the HSCOMOD1 <FDPX1:0> is used to set as follows:

 <FDPX1:0> = 01 (Half duplex RX) ------When the RX FIFO is filled up with the specified number of valid bytes, RXE is automatically set to "0" to inhibit further reception.

 <FDPX1:0> = 10 (Half duplex TX) ------When the TX FIFO is empty, TXE is automatically set to "0" to inhibit further transmission.

 <FDPX1:0> = 11 (Full duplex) ----------- When either of the above two conditions is satisfied, TXE/RXE are automatically set to "0" to inhibit further transmission and reception.

<RFIE>: When RX FIFO is enabled, receive interrupts are enabled or disabled by this parameter.

<TFIE>: When TX FIFO is enabled, transmit interrupts are enabled or disabled by this parameter.

<RFST>: When RX FIFO is enabled, the number of RX FIFO bytes to be used is selected.

 0: The maximum number of bytes of the FIFO configured 4 bytes when <FDPX1:0> = 01 (Half duplex RX) and 2 bytes for <FDPX1:0> = 11 (Full duplex 1: Same as the fill level for receive interrupt generation specified by HSC0RFC <RIL1:0>

(Note) Regarding TX FIFO, the maximum number of bytes being configured is always available. The available number of bytes is the bytes already written to the TX FIFO. The registers must be byte accessed in setting them.

Fig. 14-15 FIFO Configuration Register

TMP19A61(rev 1.0)14-377

0: An interrupt is generated when it reaches to the specified fill level.

1: An interrupt is generated when it is reaches to the specified fill level or if it exceeds the specified fill level at the time data is read.

Fig. 14-16 Receive FIFO Control Register

- **0: An interrupt is generated when it reaches to the specified fill level.**
- **1: An interrupt is generated when it reaches to the specified fill level or if it is lower than the specified fill level at the time new data is written.**

Fig. 14-17 Transmit FIFO Configuration Register

(Note) The registers must be byte accessed in setting them.

Fig. 14-18 Receive FIFO Status Register

Fig. 14-19 Transmit FIFO Status Register

<SIOE>: It specifies HSIO operation. When HSIO operation is disabled, the clock will not be supplied to the HSIO module except for the register part and thus power consumption can be reduced (other registers cannot be accessed for read/write operation). When HSIO is to be used, be sure to enable HSIO by setting "1" to this register before setting any other registers of the HSIO module. If HSIO is enabled once and then disabled, all the register settings are maintained.

Fig. 14-20 HSIO Enable Register

(Note) The registers must be byte accessed in setting them.

14.3 Operation in Each Mode

14.3.1 Mode 0 (I/O Interface Mode)

Mode 0 consists of two modes, i.e., the "HSCLK output" mode to output synchronous clock and the "HSCLK input" mode to accept synchronous clock from an external source. The following operational descriptions are for the case use of FIFO is disabled. For details of FIFO operation, refer to the previous sections describing receive/transmit FIFO functions.

1 Transmitting data

HSCLK output mode

In the HSCLK output mode, if HSC0MOD2<WBUF> is set to "0" and the transmit double buffers are disabled, 8 bits of data are output from the HXD0 pin and the synchronous clock is output from the HSCLK0 pin each time the CPU writes data to the transmit buffer. When all data is output, the HINTTX0 interrupt is generated.

If HSC0MOD2 <WBUF> is set to "1" and the transmit double buffers are enabled, data is moved from Transmit Buffer 2 to Transmit Buffer 1 when the CPU writes data to Transmit Buffer 2 while data transmission is halted or when data transmission from Transmit Buffer 1 (shift register) is completed. When data is moved from Transmit Buffer 2 to Transmit Buffer 1, the transmit buffer empty flag HSC0MOD2 <TBEMP> is set to "1," and the HINTTX0 interrupt is generated. If Transmit Buffer 2 has no data to be moved to Transmit Buffer 1, the HINTTX0 interrupt is not generated and the HSCLK0 output stops.

<WBUF> "1"(if double buffering is enabled and there is no data in buffer 2)

Fig. 14-21 Transmit Operation in the I/O Interface Mode (HSCLK0 Output Mode)

HSCLK input mode

In the HSCLK input mode, if HSC0MOD2 <WBUF> is set to "0" and the transmit double buffers are disabled, 8-bit data that has been written in the transmit buffer is output from the HTXD0 pin when the HSCLK0 input becomes active. When all 8 bits are sent, the HINTTX0 interrupt is generated. The next transmit data must be written before the timing point "A".

If HSC0MOD2 <WBUF> is set to "1" and the transmit double buffers are enabled, data is moved from Transmit Buffer 2 to Transmit Buffer 1 when the CPU writes data to Transmit Buffer 2 before the HSCLK0 becomes active or when data transmission from Transmit Buffer 1 (shift register) is completed. As data is moved from Transmit Buffer 2 to Transmit Buffer 1, the Transmit Buffer empty flag HSC0MOD2 <TBEMP> is set to "1" and the HINTTX0 interrupt is generated. If the HSCLK0 input becomes active while no data is in Transmit Buffer 2, the internal bit counter is started; however, an under-run error occurs and 8-bit dummy data (FFh) is sent.

<WBUF> "1"(if double buffering is enabled and there is no data in buffer 2)

Fig. 14-22 Transmit Operation in the I/O Interface Mode (HSCLK0 Input Mode)

@ Receiving data

HSCLK output mode

In the HSCLK output mode, if HSC0MOD2 <WBUF> = "0" and receive double buffering is disabled, a synchronous clock pulse is output from the HSCLK0 pin and the next data is shifted into Receive Buffer 1 each time the CPU reads received data. When all the 8 bits are received, the HINTRX0 interrupt is generated.

The first HSCLK output can be started by setting the receive enable bit HSC0MOD0 <RXE> to "1." If the receive double buffering is enabled with HSC0MOD2 <WBUF> set to "1," the first frame received is moved to Receive Buffer 2 and Receive Buffer 1 can receive the next frame successively. As data is moved from Receive Buffer 1 to Receive Buffer 2, the receive buffer full flag HSC0MOD2 <RBFULL> is set to "1" and the HINTRX0 interrupt is generated.

While data is in Receive Buffer 2, if CPU/DMAC cannot read data from Receive Buffer 2 in time before completing reception of the next 8 bits, the HINTRX0 interrupt is not generated and the HSCLK0 clock stops. In this state, reading data from Receive Buffer 2 allows data in Receive Buffer 1 to move to Receive Buffer 2 and thus the HINTRX0 interrupt is generated and data reception resumes.

HSCLK input mode

In the HSCLK input mode, since receive double buffering is always enabled, the received frame can be moved to Receive Buffer 2 and Receive Buffer 1 can receive the next frame successively.

The HINTRX0 receive interrupt is generated each time received data is moved to Received Buffer 2.

If data cannot be read from buffer 2

Fig. 14-24 Receive Operation in the I/O Interface Mode (HSCLK0 Input Mode)

(Note) To receive data, HSC0MOD <RXE> must always be set to "1" (receive enable) regardless of the HSCLK input or output mode.

3 Transmit and receive (full-duplex)

The full-duplex mode is enabled by setting bit 6 <FDPX0> of the serial mode control register 1 (HSC0MOD1) to "1".

HSCLK output mode

In the HSCLK output mode, if HSC0MOD2 <WBUF> is set to "0" and both the transmit and receive double buffers are disabled, HSCLK is output when the CPU writes data to the transmit buffer. Subsequently, 8 bits of data are shifted into Receive Buffer 1 and the HINTRX0 receive interrupt is generated. Concurrently, 8 bits of data written to the transmit buffer are output from the HTXD0 pin, the HINTTX0 transmit interrupt is generated when transmission of all data bits has been completed. Then, the HSCLK output stops. In this, the next round of data transmission and reception starts when the data is read from the receive buffer and the next transmit data is written to the transmit buffer by the CPU. The order of reading the receive buffer and writing to the transmit buffer can be freely determined. Data transmission is resumed only when both conditions are satisfied.

If HSC0MOD2 <WBUF> = "1" and double buffering is enabled for both transmission and reception, HSCLK is output when the CPU writes data to the transmit buffer. Subsequently, 8 bits of data are shifted into Receive Buffer 1, moved to Receive Buffer 2, and the HINTRX0 interrupt is generated. While 8 bits of data is received, 8 bits of transmit data is output from the HTXD0 pin. When all data bits are sent out, the HINTTX0 interrupt is generated and the next data is moved from the Transmit Buffer 2 to Transmit Buffer 1. If Transmit Buffer 2 has no data to be moved to Transmit Buffer 1 (HSC0MOD2 <TBEMP> = 1) or when Receive Buffer 2 is full (HSC0MOD2 <RBFULL> = 1), the HSCLK output is stopped. When both conditions are satisfied, i.e., receive data is read and transmit data is written, the HSCLK output is resumed and the next round of data transmission is started.

Fig. 14-25 Transmit/Receive Operation in the I/O Interface Mode (HSCLK0 Output Mode)

TMP19A61(rev 1.0)14-387

HSCLK input mode

In the HSCLK input mode with HSC0MOD2 <WBUF> set to "0" and the transmit double buffers are disabled (double buffering is always enabled for the receive side), 8-bit data written in the transmit buffer is output from the HTXD0 pin and 8 bits of data is shifted into the receive buffer when the HSCLK input becomes active. The HINTTX0 interrupt is generated upon completion of data transmission and the HINTRX0 interrupt is generated at the instant the received data is moved from Receive Buffer 1 to Receive Buffer 2. Note that transmit data must be written into the transmit buffer before the HSCLK input for the next frame (data must be written before the point A). As double buffering is enabled for data reception, data must be read before the completion of the next frame data reception.

If HSC0MOD2 <WBUF> = "1" and double buffering is enabled for both transmission and reception, the interrupt HINTRX0 is generated at the timing Transmit Buffer 2 data is moved to Transmit Buffer 1 after completing data transmission from Transmit Buffer 1. At the same time, the 8 bits of data received is shifted to Receive Buffer 1, moved to Receive Buffer 2, and the HINTRX0 interrupt is generated. Upon the HSCLK input for the next frame, transmission from Transmit Buffer 1 (in which data has been moved from Transmit Buffer 2) is started while receive data is shifted into Receive Buffer 1 simultaneously. If data in Receive Buffer 2 has not been read when the last bit of the frame is received, an overrun error occurs. Similarly, if there is no data written to Transmit Buffer 2 when HSCLK for the next frame is input, an under-run error occurs.

<WBUF> "0"(if double buffering is disabled)

 TMP19A61 System
RISC

<WBUF> "1"(if double buffering is enabled with error generation)

Fig. 14-26 Transmit/Receive Operation in the I/O Interface Mode (HSCLK0 Input Mode)

14.3.2 Mode 1 (7-bit UART Mode)

The 7-bit UART mode can be selected by setting the serial mode control register (HSC0MOD <SM1, 0>) to "01."

In this mode, parity bits can be added to the transmit data stream; the serial mode control register (HSC0CR <PE>) controls the parity enable/disable setting. When <PE> is set to "1" (enable), either even or odd parity may be selected using the HSC0CR <EVEN> bit. The length of the stop bit can be specified using HSC0MOD2<SBLEN>.

14.3.3 Mode 2 (8-bit UART Mode)

The 8-bit UART mode can be selected by setting HSC0MOD0 <SM1:0> to "10." In this mode, parity bits can be added and parity enable/disable is controlled using HSC0CR <PE>. If <PE> = "1" (enabled), either even or odd parity can be selected using HSC0CR <EVEN>.

14.3.4 Mode 3 (9-bit UART)

The 9-bit UART mode can be selected by setting HSC0MOD0 <SM1:0> to "11." In this mode, parity bits must be disabled (HSC0CR <PE> = "0").

The most significant bit (9th bit) is written to bit 7 <TB8> of the serial mode control register 0 (HSC0MOD0) to transmit data and it is stored in bit 7 <RB8> of the serial control register HSC0CR upon receiving data. When writing or reading data to/from the buffers, the most significant bit must be written or read first before writing or reading to/from HSC0BUF. The stop bit length can be specified using HSC0MOD2 <SBLEN>.

Wakeup function

In the 9-bit UART mode, slave controllers can be operated in the wake-up mode by setting the wake-up function control bit HSC0MOD0 <WU> to "1." In this case, the interrupt HINTRX0 will be generated only when HSC0CR <RB8> is set to "1.

(Note) The HTXD pin of the slave controller must be set to the open drain output mode using the POD register.

Fig. 14-27 Serial Links to Use Wake-up Function

TMP19A61(rev. 1.0) 14-390

Protocol

- **C** Select the 9-bit UART mode for the master and slave controllers.
- d Set HSC0MOD <WU> to "1" for the slave controllers to make them ready to receive data.
- **3** The master controller transmits a single frame of data that includes the slave controller select code (8 bits). In this, the most significant bit (bit 8) <TB8> must be set to "1".

- f Every slave controller receives the above data frame; if the code received matches with the controller's own select code, it clears the WU bit to "0.
- g The master controller transmits data to the designated slave controller (the controller of which HSC0MOD <WU> bit is cleared to "0"). In this, the most significant bit (bit 8) <TB8> must be set to "0".

- h The slave controllers with the <WU> bit set to "1" ignore the receive data because the most significant bit (bit 8) <RB8> is set to "0" and thus no interrupt (HINTRX0) is generated. Also, the slave controller with the <WU> bit set to "0" can transmit data to the master controller to inform that the data has been successfully received.
	- Example setting: Using the internal clock f_{SYS} as the transfer clock, two slave controllers are serially linked as follows:

15. Serial Bus Interface (SBI)

The TMP19A61 contains two Serial Bus Interface (SBI) channels; CH0 and CH1 that operate identically (only CH0 is described here). The Serial Bus Interfaces have the following two operation modes.

- \cdot I^2C bus mode (with multi-master capability)
- Clock-synchronous 8-bit SIO mode

In the I^2C bus mode, the SBI is connected to external devices via PE5 (SDA) and PE6 (SCL). In the clock-synchronous 8-bit SIO mode, the SBI is connected to external devices via PE7 (SCK), PE5 (SO) and PE6 (SI).

X: Don't care

15.1 Configuration

The configuration is shown in Fig. 15.1.

TMP19A61 (rev1.0)-15-392

15.2 Control

The following registers control the serial bus interface and provide its status information for monitoring.

- Serial bus interface control register 0 (SBI0CR0)
- Serial bus interface control register 1 (SBI0CR1)
- Serial bus interface control register 2 (SBI0CR2)
- Serial bus interface buffer register (SBI0DBR)
- \bullet I²C bus address register (I2CAR)
- Serial bus interface status register (SBI0SR)
- Serial bus interface baud rate register 0 (SBI0BR0)

The functions of these registers vary, depending on the mode in which the SBI is operating. For a detailed description of the registers, refer to "15.5 Control in the 1^2 C Bus Mode" and "15.7 Control in the Clock-synchronous 8-bit SIO Mode."

15.3 ²C Bus Mode Data Formats

Fig. 15.3 shows the data formats used in the I^2C bus mode.

(a) Addressing format

(b) Addressing format (with repeated start condition)

(c) Free data format (master-transmitter to slave-receiver)

Note) S: Start condition R/\overline{W} : Direction bit ACK: Acknowledge bit P: Stop condition

15.4 Control Registers in the $I²C$ Bus Mode

The following registers control the serial bus interface (SBI) in the I^2C bus mode and provide its status information for monitoring.

<SBIEN>: To use the SBI, enable the SBI operation ("1") before setting each register in the SBI module.

(Note) SBICR0 bits 0 to 6 are read as "0".

Fig. 15.4.1 I^2C Bus Mode Register

Serial bus interface control register 1

111

7

7

8

7

Fig. $15.4.2$ 1^2 C Bus Mode Register

Serial bus interface control register 2

- **(Note 1) Reading this register causes it to function as the SBISR register.**
- **(Note 2) Ensure that the bus is free before switching the operating mode to the port mode. Ensure that the port is at the "H" level before switching the operating mode from the port mode to the I² C bus or clock-synchronous 8-bit SIO mode.**

Fig. 15.4.3 I²C Bus Mode Register

Table 15.4.4 Base Clock Resolution

Serial bus interface status register

 (Note) Writing to this register causes it to function as SBICR2.

Fig. 15.4.5 I²C Bus Mode Register

Serial bus interface baud rate register 0

Serial bus interface data buffer register

I²C bus address register

Specify address recognition mode

0 Recognizes the slave address.

1 Does not recognize slave address.

Fig. 15.4.6 I²C Bus Mode Register

15.5 Control in the I^2C Bus Mode

15.5.1 Setting the Acknowledgement Mode

Setting SBI0CR1<ACK> to "1" selects the acknowledge mode. When operating as a master, the SBI adds one clock for acknowledgment signals. As a transmitter, the SBI releases the SDA pin during this clock cycle to receive acknowledgment signals from the receiver. As a receiver, the SBI pulls the SDA pin to the "L" level during this clock cycle and generates acknowledgment signals.

Setting <ACK> to "0" selects the non-acknowledgment mode. When operating as a master, the SBI does not generate clock for acknowledgement signals.

15.5.2 Setting the Number of Bits per Transfer

SBI0CR1 <BC2:0> specifies the number of bits of the next data to be transmitted or received.

Under the start condition, $\leq BC2:0$ is set to "000," causing a slave address and the direction bit to be transferred in a packet of eight bits. At other times, <BC2:0> keeps a previously programmed value.

15.5.3 Serial Clock

1 Clock source

SBI0CR1 <SCK2:0> specifies the maximum frequency of the serial clock to be output from the SCL pin in the master mode.

The highest speeds in the standard and high-speed modes are specified to 100KHz and 400KHz respectively in the communications standards. Note that the internal SCL clock frequency is determined by the fsys used and the calculation formula shown above.

d Clock Synchronization

The I^2C bus is driven by using the wired-AND connection due to its pin structure. The first master that pulls its clock line to the "L" level overrides other masters producing the "H" level on their clock lines. This must be detected and responded by the masters producing the "H" level.

Clock synchronization assures correct data transfer on a bus that has two or more masters.

For example, the clock synchronization procedure for a bus with two masters is shown below.

Fig. 15.5.3.2 Example of Clock Synchronization

At point "a", Master A pulls its internal SCL output to the "L" level, bringing the SCL bus line to the "L" level. Master B detects this transition, resets its "H" level period counter, and pulls its internal SCL output level to the "L" level.

Master A completes counting of its "L" level period at point b, and brings its internal SCL output to the "H" level. However, Master B still keeps the SCL bus line at the "L" level, and Master A stops counting of its "H" level period counting. After Master A detects that Master B brings its internal SCL output to the "H" level and brings the SCL bus line to the "H" level at point c, it starts counting of its "H" level period.

This way, the clock on the bus is determined by the master with the shortest "H" level period and the master with the longest "L" level period among those connected to the bus.

15.5.4 Slave Addressing and Address Recognition Mode

When the SBI is configured to operate as a slave device, the slave address <SA6:0> and <ALS> must be set at I2CAR. Setting <ALS> to "0" selects the address recognition mode.

15.5.5 Configuring the SBI as a Master or a Slave

Setting SBI0CR2<MST> to "1" configures the SBI to operate as a master device.

Setting <MST> to "0" configures the SBI as a slave device. <MST> is cleared to "0" by the hardware when the stop condition has been detected on the bus or when arbitration has been lost.

15.5.6 Configuring the SBI as a Transmitter or a Receiver

Setting SBI0CR2 <TRX> to "1" configures the SBI as a transmitter. Setting <TRX> to "0" configures the SBI as a receiver.

In the slave mode, the SBI receives the direction bit (R/W) from the master device on the following occasions:

- when data is transmitted in the addressing format
- when the received slave address matches the value specified at I2CCR
- when a general-call address is received; i.e., the eight bits following the start condition are all zeros

If the value of the direction bit (R/W) is "1," <TRX> is set to "1" by the hardware. If the bit is "0," <TRX> is set to "0."

As a master device, the SBI receives acknowledgement from a slave device. If the direction bit of "1" is transmitted, <TRX> is set to "0" by the hardware. If the direction bit is "0," <TRX> changes to "1." If the SBI does not receive acknowledgement, <TRX> retains the previous value.

<TRX> is cleared to "0" by the hardware when the stop condition has been detected on the bus or when arbitration has been lost.

15.5.7 Generating Start and Stop Conditions

When SBI0SR<BB> is "0," writing "1" to SBI0CR2 <MST, TRX, BB, PIN> causes the SBI to generate the start condition on the bus and output 8-bit data. <ACK> must be set to "1" in advance.

Fig. 15.5.7.1 Generating the Start Condition and a Slave Address

When <BB> is "1," writing "1" to <MST, TRX, PIN> and "0" to <BB> causes the SBI to start a sequence for generating the stop condition on the bus. The contents of <MST, TRX, BB, PIN> should not be altered until the stop condition appears on the bus.

Fig. 15.5.7.2 Generating the Stop Condition

 $SBIOSR < BB$ can be read to check the bus state. $\leq BB$ is set to "1" when the start condition is detected on the bus (the bus is busy), and set to "0" when the stop condition is detected (the bus is free).

15.5.8 Interrupt Service Request and Release

When a serial bus interface interrupt request (INTSBI) is generated, SBI0CR2 <PIN> is cleared to "0." While <PIN> is "0," the SBI pulls the SCL line to the "L" level.

After transmission or reception of one data word, <PIN> is cleared to "0." It is set to "1" when data is written to or read from SBI0DBR. It takes a period of t_{LOW} for the SCL line to be released after <PIN> is set to "1."

In the address recognition mode $(ALS = "0")$, $$PlN$ is cleared to "0" when the received$ slave address matches the value specified at I2CAR or when a general-call address is received; i.e., the eight bits following the start condition are all zeros. When the program writes "1" to SBI0CR2<PIN>, it is set to "1." However, writing "0" does clear this bit to "0."

15.5.9 Serial Bus Interface Operating Modes

SBI0CR2 <SBIM1:0> selects an operating mode of the serial bus interface. <SBIM1:0> must be set to "10" to configure the SBI for the I^2C bus mode. Make sure that the bus is free before switching the operating mode to the port mode.

15.5.10 Lost-arbitration Detection Monitor

The $I²C$ bus has the multi-master capability (there are two or more masters on a bus), and requires the bus arbitration procedure to ensure correct data transfer.

A master that attempts to generate the start condition while the bus is busy loses bus arbitration, with no start condition occurring on the SDA and SCL lines. The 1^2 C-bus arbitration takes place on the SDA line.

The arbitration procedure for two masters on a bus is shown below. Up until point a, Master A and Master B output the same data. At point "a", Master A outputs the "L" level and Master B outputs the "H" level. Then Master A pulls the SDA bus line to the "L" level because the line has the wired-AND connection. When the SCL line goes high at point b, the slave device reads the SDA line data, i.e., data transmitted by Master A. At this time, data transmitted by Master B becomes invalid. In other words, Master B loses arbitration. Master B releases its SDA pin, so that it does not affect the data transfer initiated by another master. If two or more masters have transmitted exactly the same first data word, the arbitration procedure continues with the second data word.

Fig. 15.5.10.1 Lost Arbitration

TMP19A61

A master compares the SDA bus line level and the internal SDA output level at the rising of the SCL line. If there is a difference between these two values, the master loses arbitration and sets SBI0SR <AL> to "1."

When <AL> is set to "1," SBI0SR <MST, TRX> are cleared to "0," causing the SBI to operate as a slave receiver. <AL> is cleared to "0" when data is written to or read from SBI0DBR or data is written to SBI0CR2.

Fig. 15.5.10.2 Example of Master B Losing Arbitration (D7A = D7B, D6A = D6B)

15.5.11 Slave Address Match Detection Monitor

When the SBI operates as a slave device in the address recognition mode (I2CCR <ALS> = "0"), SBI0SR <AAS> is set to "1" on receiving the general-call address or the slave address that matches the value specified at I2CCR. When <ALS> is "1," <AAS> is set to "1" when the first data word has been received. <AAS> is cleared to "0" when data is written to or read from SBI0DBR.

15.5.12 General-call Detection Monitor

When the SBI operates as a slave device, SBI0SR <AD0> is set to "1" when it receives the general-call address; i.e., the eight bits following the start condition are all zeros. <AD0> is cleared to "0" when the start or stop condition is detected on the bus.

15.5.13 Last Received Bit Monitor

SBI0SR <LRB> is set to the SDA line value that was read at the rising of the SCL line. In the acknowledgment mode, reading SBISR <LRB> immediately after generation of the INTSBI interrupt request causes ACK signal to be read.

15.5.14 Software Reset

If the serial bus interface circuit locks up due to external noise, it can be initialized by using a software reset.

Writing "10" followed by "01" to SBI0CR2 <SWRST1:0> generates a reset signal that initializes the serial bus interface circuit. After a reset, all control registers and status flags are initialized to their reset values. When the serial bus interface is initialized, <SWRST> is automatically cleared to "0."

(Note) A software reset causes the SBI operating mode to switch from the I² C mode to the port mode.

15.5.15 Serial Bus Interface Data Buffer Register (SBI0DBR)

Reading or writing SBI0DBR initiates reading received data or writing transmitted data. When the SBI is acting as a master, setting a slave address and a direction bit to this register generates the start condition.

15.5.16 I 2 C Bus Address Register (I2CAR)

When the SBI is configured as a slave device, the I2CAR<SA6:0> bit is used to specify a slave address. If I2C0AR <ALS> is set to "0," the SBI recognizes a slave address transmitted by the master device and receives data in the addressing format. If <ALS> is set to "1," the SBI does not recognize a slave address and receives data in the free data format.

15.5.17 IDLE Setting Register (SBI0BR0)

The SBI0BR0<I2SBI> register determines if the SBI operates or not when it enters the IDLE mode. This register must be programmed before executing an instruction to switch to the standby mode.

15.6 Data Transfer Pr**ocedure in the I 2 C Bus Mode**

15.6.1 Device Initialization

First, program SBI0CR1<ACK, SCK2:0> by writing "0" to bits 7 to 5 and bit 3 in SBI0CR1.

Next, program I2CAR by specifying a slave address at <SA6:0> and an address recognition mode at <ALS>. (<ALS> must be set to"0" when using the addressing format.)

Next, program SBI0CR2 to initially configure the SBI in the slave receiver mode by writing "0" to <MST, TRX, BB> , "1" to <PIN> , "10" to <SBIM1:0> and "0" to bits 1 and 0.

 7 6 5 4 3 2 1 0 SBI0CR1 \leftarrow 0 0 0 X 0 X X X Specifies ACK and SCL clock. I2CAR \leftarrow X X X X X X X Specifies a slave address and an address recognition mode. SBI0CR2 \leftarrow 0 0 0 1 1 0 0 0 Configures the SBI as a slave receiver. (Note) X: Don't care

15.6.2 Generating the Start Condition and a Slave Address

1 Master mode

In the master mode, the following steps are required to generate the start condition and a slave address.

First, ensure that the bus is free \leq BB = "0"). Then, write "1" to SBI0CR1 \leq ACK > to select the acknowledgment mode. Write to SBI0DBR a slave address and a direction bit to be transmitted.

When <BB> = "0," writing "1111" to SBI0CR2 <MST, TRX, BB, PIN> generates the start condition on the bus. Following the start condition, the SBI generates nine clocks from the SCL pin. The SBI outputs the slave address and the direction bit specified at SBI0DBR with the first eight clocks, and releases the SDA line in the ninth clock to receive an acknowledgment signal from the slave device.

The INTSBI interrupt request is generated on the falling of the ninth clock, and <PIN> is cleared to "0." In the master mode, the SBI holds the SCL line at the "L" level while <PIN> is "0." <TRX> changes its value according to the transmitted direction bit at generation of the INTSBI interrupt request, provided that an acknowledgment signal has been returned from the slave device.

Settings in main routine

Example of INTSBI interrupt routine

Processing End of interrupt

 $INTCLR \leftarrow 0X50$ Clears the interrupt request.

TMP19A61 (rev1.0)-15-405

2 Slave mode

In the slave mode, the SBI receives the start condition and a slave address.

After receiving the start condition from the master device, the SBI receives a slave address and a direction bit from the master device during the first eight clocks on the SCL line. If the received address matches its slave address specified at I2CAR or is equal to the general-call address, the SBI pulls the SDA line to the "L" level during the ninth clock and outputs an acknowledgment signal.

The INTS0 interrupt request is generated on the falling of the ninth clock, and <PIN> is cleared to "0." In the slave mode, the SBI holds the SCL line at the "L" level while <PIN> is "0."

Fig. 15.6.2.1 Generation of the Start Condition and a Slave Address

15.6.3 Transferring a Data Word

At the end of a data word transfer, the INTSBI interrupt is generated to test <MST> to determine whether the SBI is in the master or slave mode.

$\textcircled{1}$ Master mode (<MST> = "1")

Test <TRX> to determine whether the SBI is configured as a transmitter or a receiver.

Transmitter mode (<TRX> = "1")

Test <LRB>. If <LRB> is "1," that means the receiver requires no further data. The master then generates the stop condition as described later to stop transmission.

If <LRB> is "0," that means the receiver requires further data. If the next data to be transmitted has eight bits, the data is written into SBI0DBR. If the data has different length, <BC2:0> and <ACK> are programmed and the transmit data is written into SBI0DBR. Writing the data makes <PIN> to"1," causing the SCL pin to generate a serial clock for transfer of a next data word, and the SDA pin to transfer the data word. After the transfer is completed, the INTSBI interrupt request is generated, <PIN> is set to "0," and the SCL pin is pulled to the "L" level... To transmit more data words, test <LRB> again and repeat the above procedure.

INTSBI interrupt

Fig. $15.6.3.1 \leq BC2:0$ = "000" and $\leq ACK$ = "1" (Transmitter Mode)

Receiver mode $(\langle \text{TRX} \rangle = "0")$

If the next data to be transmitted has eight bits, the transmit data is written into SBI0DBR. If the data has different length, <BC2:0> and <ACK> are programmed and the received data is read from SBI0DBR to release the SCL line. (The data read immediately after transmission of a slave address is undefined.) On reading the data, <PIN> is set to "1 and the serial clock is output to the SCL pin to transfer the next data word. In the last bit, when the acknowledgment signal becomes the "L" level, "0" is output to the SDA pin.

After that, the INTSBI interrupt request is generated, and <PIN> is cleared to "0," pulling the SCL pin to the "L" level. Each time the received data is read from SBI0DBR, one-word transfer clock and an acknowledgement signal are output.

TMP19A61

To terminate the data transmission from the transmitter, <ACK> must be set to "0" immediately before reading the second to last data word. This disables generation of an acknowledgment clock for the last data word. When the transfer is completed, an interrupt request is generated. After the interrupt processing, <BC2:0> must be set to "001" and the data must be read so that a clock is generated for 1-bit transfer. At this time, the master receiver holds the SDA bus line at the "H" level, which signals the end of transfer to the transmitter as an acknowledgment signal.

In the interrupt processing for terminating the reception of 1-bit data, the stop condition is generated to terminate the data transfer.

Example: When receiving N data words

INTSBI interrupt (after data transmission)

 7 6 5 4 3 2 1 0 SBI0CR1 \leftarrow X X X X 0 X X X Sets the number of bits of data to be received and specify whether ACK is required. $Reg. \leftarrow SBIOCBR$ Reads dummy data. End of interrupt INTSBI interrupt (first to (N-2)th data reception) 7 6 5 4 3 2 1 0 Reg. \leftarrow SBIDBR Reads the first to (N-2)th data words. End of interrupt INTSBI interrupt ((N-1)th data reception)

 7 6 5 4 3 2 1 0 Reg. \leftarrow SBIDBR Reads the (N-1)th data word. End of interrupt

SBI0CR1 \leftarrow X X X 0 0 X X X Disables generation of acknowledgement clock.

INTSBI interrupt (Nth data reception)

 7 6 5 4 3 2 1 0 SBI0CR1 \leftarrow 0 0 1 0 0 X X X Generates a clock for 1-bit transfer. Reg. \leftarrow SBIDBR Reads the Nth data word. End of interrupt

INTSBI interrupt (after completing data reception)

Processing to generate the stop condition Terminates the data transmission. End of interrupt

(Note) X: Don't care

TMP19A61 (rev1.0)-15-408

 \oslash Slave mode (<MST> = "0")

In the slave mode, the SBI generates the INTSBI interrupt request on four occasions: 1) when the SBI has received any slave address from the master, 2) when the SBI has received a general-call address, 3) when the received slave address matches its own address, and 4) when a data transfer has been completed in response to a general-call. Also, if the SBI loses arbitration in the master mode, it switches to the slave mode. Upon the completion of data word transfer in which arbitration is lost, the INTSBI interrupt request is generated, <PIN> is cleared to "0," and the SCL pin is pulled to the "L" level. When data is written to or read from SBI0DBR or when <PIN> is set to "1," the SCL pin is released after a period of t_l _{OW}.

In the slave mode, the normal slave mode processing or the processing as a result of lost arbitration is carried out.

SBISR <AL>, <TRX>, <AAS> and <AD0> are tested to determine the processing required. Table 15.6.3.4 shows the slave mode states and required processing.

Example: When the received slave address matches the SBI's own address and the direction bit is "1" in the slave receiver mode

INTSBI interrupt

If $TRX = 0$ Then go to other processing If $AL = 1$ Then go to other processing If $AAS = 0$ Then go to other processing SBI0CR1 \leftarrow X X X 1 0 X X X Sets the number of bits to be transmitted. SBI0DBR \leftarrow X X X X 0 X X X Sets the transmit data.

(Note) X: Don't care

Table 15.6.3.4 Processing in Slave Mode

15.6.4 Generating the Stop Condition

When SBI0SR <BB> is "1," writing "1" to SBI0CR2 <MST, TRX, PIN> and "0" to <BB> causes the SBI to start a sequence for generating the stop condition on the bus. Do not alter the contents of <MST, TRX, BB, PIN> until the stop condition appears on the bus.

If another device is holding down the SCL bus line, the SBI waits until the SCL line is released. After that, the SDA pin goes high, causing the stop condition to be generated.

Fig. 15.6.4.1 Generating the Stop Condition

15.6.5 Repeated Start Procedure

Repeated start is used when a master device changes the data transfer direction without terminating the transfer to a slave device. The procedure of generating a repeated start in the master mode is described below.

First, set SBI0CR2 <MST, TRX, BB> to "0" and write "1" to <PIN> to release the bus. At this time, the SDA pin is held at the "H" level and the SCL pin is released. Because no stop condition is generated on the bus, other devices think that the bus is busy. Then, test SBI0SR <BB> and wait until it becomes "0" to ensure that the SCL pin is released. Next, test <LRB> and wait until it becomes "1" to ensure that no other device is pulling the SCL bus line to the "L" level. Once the bus is determined to be free this way, use the steps described above in (2) to generate the start condition.

To satisfy the setup time of repeated start, at least 4.7-μs wait period (in the standard mode) must be created by the software after the bus is determined to be free.

(Note) Do not write <MST> to "0" when it is "0." (Repeated start cannot be done.)

15.7 Control in the Clock-synchronous 8-bit SIO Mode

The following registers control the serial bus interface in the clock-synchronous 8-bit SIO mode and provide its status information for monitoring.

 $\overline{}$

Serial bus interface data buffer register

Fig. 15.7.1.1 SIO Mode Registers

Serial bus interface control register 2

Serial bus interface register

Serial bus interface baud rate register 0

Fig. 15.7.1.2 SIO Mode Registers

15.7.1 Serial Clock

1 Clock source

Internal or external clocks can be selected by programming SBI0CR1 <SCK2:0>.

Internal clock

In the internal clock mode, one of the seven frequencies can be selected as a serial clock, which is output to the outside through the SCK pin. At the beginning of a transfer, the SCK pin output becomes the "H" level.

If the program cannot keep up with this serial clock rate in writing the transmit data or reading the received data, the SBI automatically enters a wait period. During this period, the serial clock is stopped automatically and the next shift operation is suspended until the processing is completed.

Fig. 15.7.1.3 Automatic Wait

External clock (<SCK2:0> ="111")

The SBI uses an external clock supplied from the outside to the SCK pin as a serial clock. For proper shift operations, the serial clock at the "H" and "L" levels must have the pulse widths as shown below.

Fig. 15.7.1.4 Maximum Transfer Frequency of External Clock Input

2 Shift Edge

Leading-edge shift is used in transmission. Trailing-edge shift is used in reception.

Leading-edge shift

Data is shifted at the leading edge of the serial clock (or the falling edge of the SCK pin input/output).

Trailing-edge shift

Data is shifted at the trailing edge of the serial clock (or the rising edge of the SCK pin input/output).

15.7.2 Transfer Modes

The transmit mode, the receive mode or the transmit/receive mode can be selected by programming SBI0CR1 <SIOM1:0>.

c 8-bit transmit mode

Set the control register to the transmit mode and write the transmit data to SBI0DBR.

After writing the transmit data, writing "1" to SBI0CR1 <SIOS> starts the transmission. The transmit data is moved from SBI0DBR to a shift register and output to the SO pin, with the least-significant bit (LSB) first, in synchronization with the serial clock. Once the transmit data is transferred to the shift register, SBI0DBR becomes empty, and the INTSBI (buffer-empty) interrupt is generated, requesting the next transmit data.

In the internal clock mode, the serial clock will be stopped and automatically enter the wait state, if next data is not loaded after the 8-bit data has been fully transmitted. The wait state will be cleared when SBI0DBR is loaded with the next transmit data.

In the external clock mode, SBI0DBR must be loaded with data before the next data shift operation is started. Therefore, the data transfer rate varies depending on the maximum latency between when the interrupt request is generated and when SBI0DBR is loaded with data in the interrupt service program.

At the beginning of transmission, the same value as in the last bit of the previously transmitted data is output in a period from setting SBI0SR <SIOF> to "1" to the falling edge of SCK.

Transmission can be terminated by clearing <SIOS> to "0" or setting <SIOINH> to "1" in the INTSBI interrupt service program. If <SIOS> is cleared, remaining data is output before transmission ends. The program checks SBI0SR <SIOF> to determine whether transmission has come to an end. <SIOF> is cleared to "0" at the end of transmission. If <SIOINH> is set to "1," the transmission is aborted immediately and <SIOF> is cleared to "0."

In the external clock mode, <SIOS> must be set to "0" before the next transmit data shift operation is started. Otherwise, operation will stop after dummy data is transmitted.

INTSBI interrupt

SBI0DBR \leftarrow X X X X X X X X Writes the transmit data.

Example of programming (MIPS16) to terminate transmission by <SIO> (external clock)

Fig. 15.7.2.2 Transmit Data Retention Time at the End of Transmission

d 8-bit receive mode

Set the control register to the receive mode. Then writing "1" to SBI0CR1 <SIOS> enables reception. Data is taken into the shift register from the SI pin, with the least-significant bit (LSB) first, in synchronization with the serial clock. Once the shift register is loaded with the 8-bit data, it transfers the received data to SBI0DBR and the INTSBI (buffer-full) interrupt request is generated to request reading the received data. The interrupt service program then reads the received data from SBI0DBR.

In the internal clock mode, the serial clock will be stopped and automatically be in the wait state until the received data is read from SBIDBR.

In the external clock mode, shift operations are executed in synchronization with the external clock. The maximum data transfer rate varies, depending on the maximum latency between generating the interrupt request and reading the received data.

Reception can be terminated by clearing <SIOS> to "0" or setting <SIOINH> to "1" in the INTSBI interrupt service program. If <SIOS> is cleared, reception continues until all the bits of received data are written to SBI0DBR. The program checks SBI0SR <SIOF> to determine whether reception has come to an end. <SIOF> is cleared to "0" at the end of reception. After confirming the completion of the reception, last received data is read. If <SIOINH> is set to "1," the reception is aborted immediately and <SIOF> is cleared to "0." (The received data becomes invalid, and there is no need to read it out.)

(Note) The contents of SBI0DBR will not be retained after the transfer mode is changed. The ongoing reception must be completed by clearing <SIOS> to "0" and the last received data must be read before the transfer mode is changed.

TMP19A61 (rev1.0)-15-419

Fig. 15.7.2.3 Receive Mode (Example: Internal Clock)

3 8-bit transmit/receive mode

Set the control register to the transfer/receive mode. Then writing the transmit data to SBI0DBR and setting SBI0CR1 <SIOS> to "1" enables transmission and reception. The transmit data is output through the SO pin at the falling of the serial clock, and the received data is taken in through the SI pin at the rising of the serial clock, with the least-significant bit (LSB) first. Once the shift register is loaded with the 8-bit data, it transfers the received data to SBI0DBR and the INTSBI interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the next transmit data. Because SBI0DBR is shared between transmit and receive operations, the received data must be read before the next transmit data is written.

In the internal clock operation, the serial clock will be automatically in the wait state until the received data is read and the next transmit data is written.

In the external clock mode, shift operations are executed in synchronization with the external serial clock. Therefore, the received data must be read and the next transmit data must be written before the next shift operation is started. The maximum data transfer rate for the external clock operation varies depending on the maximum latency between generating the interrupt request and reading the received data and writing the transmit data.

At the beginning of transmission, the same value as in the last bit of the previously transmitted data is output in a period from setting <SIOF> to "1" to the falling edge of SCK. Transmission and reception can be terminated by clearing <SIOS> to "0" or setting SBI0CR1 <SIOINH> to "1" in the INTSBI interrupt service program. If <SIOS> is cleared, transmission and reception continue until the received data is fully transferred to SBI0DBR. The program checks SBI0SR <SIOF> to determine whether transmission and reception have come to an end. <SIOF> is cleared to "0" at the end of transmission and reception. If <SIOINH> is set, the transmission and reception are aborted immediately and <SIOF> is cleared to "0."

(Note) The contents of SBI0DBR will not be retained after the transfer mode is changed. The ongoing transmission and reception must be completed by clearing <SIOS> to "0" and the last received data must be read before the transfer mode is changed.

TMP19A61 (rev1.0)-15-420

Fig. 15.7.2.4 Transmit/Receive Mode (Example: Internal Clock)

Fig. 15.7.2.5 Transmit Data Retention Time at the End of Transmission/Reception (In the Transmit/Receive Mode)

16. Analog/Digital Converter

Two 10-bit, sequential-conversion analog/digital converters (A/D converter) are built into the TMP19A61. These A/D converters are equipped with 16 analog input channels. These units operate independently and offer identical performance, so only unit A is described here.

Fig. 16.1 shows the block diagram of this A/D converter.

These 16 analog input channels (pins ANA0 through AN15) are also used as input ports.

(Note) If it is necessary to reduce a power current by operating the TMP19A61 in IDLE or STOP mode and if either case shown below is applicable, you must first stop the A/D converter and then execute the instruction to put the TMP19A61 into standby mode:

1) The TMP19A61 must be put into IDLE mode when ADMOD1<I2AD> is "0."

2) The TMP19A61 must be put into STOP mode.

Fig. 16.1 A/D Converter Block Diagram

16.1 Control Register

The A/D converter is controlled by A/D mode control registers (ADAMOD0, ADAMOD1, ADAMOD2, ADAMOD3 and ADAMOD4). Results of A/D conversion are stored in 16 upper and lower A/D conversion result registers ADAREG08H/L through ADAREG7FH/L. Results of top-priority conversion are stored in ADAREGSPH/L.

Fig. 16.2 shows the registers related to the A/D converter.

TMP19A61 (rev1.0)16-423

Г

A/D Mode Control Register 1

during which time the internal reference voltage should stabilize, and then write "1" to the ADMAOD0<ADS> bit. (Note 2) To go into standby mode upon completion of A/D conversion, set <VREFON> to "0."

(Note 1) Before starting A/D conversion, write "1" to the <VREFON> bit, wait for 3 μs

Fig. 16.3 Registers related to the A/D Converter

A/D Mode Control Register 2

A/D Mode Control Register 3

A/D Mode Control Register 4

- c **Select a source for triggering HW: <ADHS>, <HADHS>**
- d **Enable H/W activation of A/D conversion: <ADHTG>, <HADHTG>**
- e **Start the timer.**
- **(Note 2) Do not make a top-priority A/D conversion setting and a normal A/D conversion setting simultaneously.**
- **(Note 3) The external trigger cannot be specified as HW source for activating normal A/D conversion when it is specified as HW source for activating top-priority A/D conversion.**
- **(Note 4) Software reset initializes all the bits of the mode registers. Therefore, resetting these values is required.**

Lower A/D Conversion Result Register 08

Upper A/D Conversion Result Register 08

Lower A/D Conversion Result Register 19

Upper A/D Conversion Result Register 19

- Bit 0 of ADAREG08L/ADAREG19L is the A/D conversion result storage flag <ADRxRF>. This bit is set to "1" after an A/D converted value is stored. A read of a lower register (ADAREGxL) will set this bit to "0."
- Bit 1 of ADAREG08L/ADAREG19L is the over RUN flag <OVRx>. This bit is set to "1" if a conversion result is overwritten before both conversion result storage registers (ADAREGxH,ADAREGxL) are read. A read of a flag will clear this bit to "0."

Fig. 16.4 Registers related to the A/D Converter

Lower A/D Conversion Result Register 2A

- converted value is stored. A read of a lower register (ADAREGxL) will set this bit to "0." • Bit 1 of ADAREG2AL/ADAREG3BL is the over RUN flag <OVRx>. It is set to "1" if a conversion result is overwritten before
- both conversion result storage registers (ADAREGxH,ADAREGxL) are read. A read of a flag will clear this bit to "0."
- When reading conversion result storage registers, first read upper registers and then read lower registers.

Fig. 16.5 Registers related to the A/D Converter

TMP19A61 (rev1.0)16-428

Lower A/D Conversion Result Register 4C

- Bit 1 of ADAREG4CL/ADAREG5DL is the over Run flag <OVRx>. It is set to "1" if a conversion result is overwritten before both conversion result storage registers (ADAREGxH,ADAREGxL) are read. A read of a flag will clear this bit to
- When reading conversion result storage registers, first read upper registers and then read lower registers.
- converted value is stored. A read of a lower register (ADREGxL) will set this bit to "0."
- "0."

Lower A/D Conversion Result Register 6E

- Bit 0 of ADAREG6EL/ADAREG7FL is the A/D conversion result storage flag <ADRxRF>. It is set to "1" if an A/D converted value is stored. A read of a lower register (ADAREGxL) will set this bit to "0."
- Bit 1 of ADAREG6EL/ADAREG7FL is the over Run flag <OVRx>. It is set to "1" if a conversion result is overwritten before both conversion result storage registers (ADAREGxH,ADAREGxL) are read. A read of a flag will clear this bit to "0."
- When reading conversion result storage registers, first read upper registers and then read lower registers.

TMP19A61 (rev1.0)16-430

- Values read from bits 5 through 2 of ADAREGSPL are always "1."
- Bit 0 of ADAREGSPL is the A/D conversion result storage flag <ADRxRF>. It is set to "1" after an A/D converted value is stored. A read of a lower register (ADAREGSPL) will set this bit to "0."
- Bit 1 of ADAREGSPL is the over RUN flag <OVRx>. It is set to "1" if a conversion result is overwritten before both conversion result storage registers (ADAREGxH,ADAREGxL) are read. A read of a flag will clear this bit to "0."
- When reading conversion result storage registers, first read upper registers and then read lower registers.

Lower A/D Conversion Result Comparison Register

Upper A/D Conversion Result Comparison Register

(Note) To set or change a value in this register, the AD monitor function must be disabled (ADAMOD3<ADOBSV>=**"0").**

16.2 Conversion Clock

•The conversion time is calculated by the 46 conversion clock at the minimum (conversion $clock \leq 40MHz$).

Example: If fsys = $fc = 40$ MHz

Variable S/H time

Example: If fsys = fc = 54 MHz (46 conversion clock at the minimum)

Note) The maximum conversion clock is 40MHz.

Variable S/H time

ADCLK & conversion time per typical oscillators

* We specify 8.0 MHz, 10.0 MHz and 13.5 MHz as the typical oscillators.

(Note) "Please do not change the analog to digital conversion clock setting in the analog to digital translation.

16.3 Description of Operations

16.3.1 Analog Reference Voltage

The "H" level of the analog reference voltage shall be applied to the VREFH pin, and the "L" level shall be applied to the VREFL pin. By writing "0" to the ADAMOD1<VREFON> bit, a switched-on state of VREFH VREFL can be turned into a switched-off state. To start A/D conversion, make sure that you first write "1" to the <VREFON> bit, wait for 3 μs during which time the internal reference voltage should stabilize, and then write "1" to the ADMOD0<ADS> bit.

16.3.2 Selecting the Analog Input Channel

How the analog input channel is selected is different depending on A/D converter operation mode used.

- (1) Normal A/D conversion mode
- If the analog input channel is used in a fixed state (ADAMOD0<SCAN>="0"):

One channel is selected from analog input pins AINA0 through AINA15 by setting

ADAMOD1<ADCH3 to 0> to an appropriate setting.

- If the analog input channel is used in a scan state (ADAMOD0 < SCAN >= "1"): One scan mode is selected from 16 scan modes by setting ADAMOD1 <ADCH3 to 0> and ADSCN to appropriate settings.
- (2) Top-priority A/D conversion mode

One channel is selected from analog input pins AINA0 through AINA15 by setting ADAMOD2 HPADCH3 to 0> to an appropriate setting.

After a reset, ADMOD0<SCAN> is initialized to "0" and ADAMOD1<ADCH3:0> is initialized to "0000." This initialization works as a trigger to select a fixed channel input through the ANA0 pin. The pins that are not used as analog input channels can be used as ordinary input ports.

If top-priority A/D conversion is activated during normal A/D conversion, normal A/D conversion is discontinued, top-priority A/D conversion is executed and completed, and then normal A/D conversion is resumed.

Example: A case in which repeat-scan conversion is ongoing at channels AINA0 through AINA3 with ADAMOD0<REPEAT SCAN> set to "11" and ADAMOD1<ADCH3:0> set to 0011, and top-priority A/D conversion has been activated at AINA15 with ADAMOD2<HPADCH3:0>=1111:

16.3.3 Starting A/D Conversion

Two types of A/D conversion are supported: normal A/D conversion and top-priority A/D conversion. Normal A/D conversion is software activated by setting ADAMOD0<ADS> to "1." Top-priority A/D conversion is software activated by setting ADAMOD2<HPADCE> to "1." 4 operation modes are made available to normal A/D conversion. In performing normal A/D conversion, one of these operation modes must be selected by setting ADAMOD0<2:1> to an appropriate setting. For top-priority A/D conversion, only one operation mode can be used: fixed channel single conversion mode. Normal A/D conversion can be activated using the HW activation source selected by ADAMOD4<ADHS>, and top-priority A/D conversion can be activated using the HW activation source selected by ADAMOD4<HADHS>. If this bit is "0," normal and top-priority A/D conversions are activated in response to the input of a falling edge through the ADTRG pin. If this bit is "1," normal A/D conversion is activated in response to TB1RG0 generated by the 16-bit timer 1, and top-priority A/D conversion is activated in response to TB9RG0 generated by the 16-bit timer 9. Software activation is still valid even after H/W activation has been authorized.

(Note) When an external trigger is used for the HW start source of a top priority A/D conversion, an external trigger cannot usually be set for HW activation of A/D conversion.

When normal A/D conversion starts, the A/D conversion Busy flag (ADAMOD0<ADBF>) showing that A/D conversion is under way is set to "1." When top-priority A/D conversion starts, the A/D conversion Busy flag (ADAMOD2<ADBFHP>) showing that A/D conversion is under way is set to "1." At that time, the Busy flag for normal A/D conversion retains the value that had been set before top-priority conversion started. The value of the conversion completion flag EOCFN for normal A/D conversion before the start of top-priority A/D conversion can also be retained.

(Note) Normal A/D conversion must not be reactivated when top-priority A/D conversion is under way. Otherwise, the top-priority A/D conversion completion flag cannot be set, and the flag for previous normal A/D conversion cannot be cleared.

To reactivate normal A/D conversion, a software reset (ADAMOD4 ADRST1:0) must be performed before starting A/D conversion. The HW activation method must not be used to reactivate normal A/D conversion.

If ADAMOD2<HPADCE is set to "1" during normal A/D conversion, ongoing A/D conversion is discontinued and top-priority A/D conversion starts; specifically, A/D conversion (fixed channel single conversion) is executed for a channel designated by ADMOD2<3:0>. After the result of this top-priority A/D conversion is stored in the storage register ADAREGSP, normal A/D conversion is resumed.

If HW activation of top-priority A/D conversion is authorized during normal A/D conversion, ongoing A/D conversion is discontinued when requirements for activation using a resource are met, and top-priority A/D conversion (fixed channel single conversion) starts for a channel designated by ADAMOD2<3:0>. After the result of this top-priority A/D conversion is stored in the storage register ADAREGSP, normal A/D conversion is resumed.

16.3.4 A/D Conversion Modes and A/D Conversion Completion Interrupts

For A/D conversion, the following four operation modes are supported. For normal A/D conversion, an operation mode can be selected by setting ADAMOD0<2 1> to an appropriate setting. For top-priority A/D conversion, the fixed channel single conversion mode is automatically selected, irrespective of the ADAMOD0<2 1> setting.

- Fixed channel single conversion mode
- Channel scan single conversion mode
- Fixed channel repeat conversion mode
- Channel scan repeat conversion mode
- (1) Normal A/D conversion

An operation mode is selected with ADMOD0<REPEAT, SCAN>. As A/D conversion starts, ADAMOD0<ADBFN> is set to "1." When specified A/D conversion is completed, the A/D conversion completion interrupt (INTAD) is generated, and ADMOD0<EOCF> showing the completion of A/D conversion is set to "1." If <REPEAT>="0," <ADBFN> returns to "0" concurrently with the setting of EOCF. If <REPEAT> is set to "1," <ADBFN> remains at "1" and A/D conversion continues.

 $\mathbb O$ Fixed channel single conversion mode

If ADAMOD0 <REPEAT, SCAN> is set to "00," A/D conversion is performed in the fixed channel single conversion mode.

In this mode, A/D conversion is performed once for one channel selected. After A/D conversion is completed, ADAMOD0<EOCF> is set to "1," ADAMOD0<ADBF> is cleared to "0," and the interrupt request INTAD is generated. <EOCF> is cleared to "0" upon read.

d Channel scan single conversion mode

If ADAMOD0 <REPET, SCAN> is set to "01," A/D conversion is performed in the channel scan single conversion mode.

In this mode, A/D conversion is performed once for each scan channel selected. After A/D scan conversion is completed, ADAMOD0<EOCF> is set to "1," ADAMOD0<ADBF> is cleared to "0," and the interrupt request INTAD is generated. <EOCF> is cleared to "0" upon read.

Exed channel repeat conversion mode

If ADAMOD0<REPEAT, SCAN> is set to "10," A/D conversion is performed in fixed channel repeat conversion mode.

In this mode, A/D conversion is performed repeatedly for one channel selected. After A/D conversion is completed, ADAMOD <EOCF> is set to "1." ADAMOD0 <ADBF> is not cleared to "0." It remains at "1." The timing with which the interrupt request INTAD is generated can be selected by setting ADAMOD0 <ITM1:0> to an appropriate setting. <EOCF> is set with the same timing as this interrupt INTAD is generated.

<EOCF> is cleared to "0" upon read.

With <ITM1:0> set to "00," an interrupt request is generated each time one A/D conversion is completed. In this case, the conversion results are always stored in the storage register ADAREG08. After the conversion result is stored, EOCF changes to "1."

With <ITM1:0> set to "01," an interrupt request is generated each time four A/D

conversion are completed. In this case, the conversion results are sequentially stored in storage registers ADAREG08 through ADAREG3B. After the conversion results are stored in ADAREG3B, <EOCF> is set to "1," and the storage of subsequent conversion results starts from ADAREG08. <EOCF> is cleared to "0" upon read.

With <ITM1:0> set to "10," an interrupt request is generated each time eight A/D conversions are completed. In this case, the conversion results are sequentially stored in storage registers ADAREG08 through ADAREG7F. After the conversion results are stored in ADAREG7F, <EOCF> is set to "1," and the storage of subsequent conversion results starts from ADAREG08.

4 Channel scan repeat conversion mode

If ADAMOD0 <REPEAT, SCAN> is set to "11," A/D conversion is performed in the channel scan repeat conversion mode.

In this mode, A/D conversion is performed repeatedly for a scan channel selected. Each time one A/D scan conversion is completed, ADAMOD0 <EOCF> is set to "1," and the interrupt request INTAD is generated. ADAMOD0 <ADBF> is not cleared to "0." It remains at "1." <EOCF> is cleared to "0" upon read.

To stop the A/D conversion operation in the repeat conversion mode (modes described in **3 and 4 above), write "0" to ADMOD0 <REPEAT>.** When ongoing A/D conversion is completed, the repeat conversion mode terminates, and ADMOD0 <ADBF> is set to "0."

Before switching from one mode to standby mode (such standby modes as IDLE, STOP, etc.), check that A/D conversion is not being executed. If A/D conversion is under way, you must stop it or wait until it is completed.

(2) Top-priority A/D conversion

Top-priority A/D conversion is performed only in fixed channel single conversion mode. The ADAMOD0<REPEAT, SCAN> setting has no relevance to the top-priority A/D conversion operations or preparations. As activation requirements are met, A/D conversion is performed only once for a channel designated by ADAMOD2<HPADCH3:0>. After the A/D conversion is completed, the top-priority A/D conversion completion interrupt is generated, ADAMOD 2<EOCFHP> is set to "1," and <ADBFHP> returns to "0." The EOCFHP Flag is cleared upon read.

Relationships between A/D Conversion Modes, Interrupt Generation Timings and Flag

 (Note) EOCF is cleared upon read.

16.3.5 High-priority Conversion Mode

By interrupting ongoing normal A/D conversion, top-priority A/D conversion can be performed. Top-priority A/D conversion can be software activated by setting ADAMOD2<HPADCE> to "1" or it can be activated using the HW resource by setting ADAMOD4<7:6> to an appropriate setting. If top-priority A/D conversion has been activated during normal A/D conversion, ongoing normal A/D conversion is interrupted, and single conversion is performed for a channel designated by ADAMOD2<3:0>. The result of single conversion is stored in ADAREGSP, and the top-priority A/D conversion interrupt is generated. After top-priority A/D conversion is completed, normal A/D conversion is resumed; the status of normal A/D conversion immediately before being interrupted is maintained. Top-priority A/D conversion activated while top-priority A/D conversion is under way is ignored.

For example, if channel repeat conversion is activated for channels ANA0 through ANA8 and if <HPADCE> is set to "1" during ANA3 conversion, ANA3 conversion is suspended, and conversion is performed for a channel designated by <HPADC3:0>. After the result of conversion is stored in ADAREGSP, channel repeat conversion is resumed, starting from ANA3.

16.3.6 A/D Monitor Function

If ADAMOD3<ADOBSV> is set to "1," the A/D monitor function is enabled. If the value of the conversion result storage register specified by REGS<3:0> becomes larger or smaller ("larger" or "smaller" to be designated by ADOBIC) than the value of a comparison register, the A/D monitor function interrupt is generated. This comparison operation is performed each time a result is stored in a corresponding conversion result storage register, and the interrupt is generated if the conditions are met. Because storage registers assigned to perform the A/D monitor function are usually not read by software, overrun flag <OVRn> is always set and the conversion result storage flag <ADRnRF> is also set. To use the A/D monitor function, therefore, a flag of a corresponding conversion result storage register must not be used.

16.3.7 Storing and Reading A/D Conversion Results

A/D conversion results are stored in upper and lower A/D conversion result registers for normal A/D conversion (ADAREG08H/L through ADARG7FH/L).

In fixed channel repeat conversion mode, A/D conversion results are sequentially stored in ADAREG08H/L through ADAREG7FH/L. If <ITM1:0> is so set as to generate the interrupt each time one A/D conversion is completed, conversion results are stored only in ADAREG08H/L. If <ITM1:0> is so set as to generate the interrupt each time four A/D conversions are completed, conversion results are sequentially stored in ADAREG08H/L through ADAREG3BH/L.

Table 16.3.7 shows analog input channels and related A/D conversion result registers.

	A/D conversion result register			
Analog input channel (port A)	Conversion modes other than shown to the right	Fixed channel repeat conversion mode (every one conversion)	Fixed channel repeat conversion mode (every four conversions)	Fixed channel repeat conversion mode (every eight conversions)
ANA0	ADAREG08H/L		ADAREG08H/	
		ADAREGOBH/L fixed		
ANA1	ADAREG19H/L			
ANA ₂	ADAREG2AH/L			ADAREG08H/←
ANA3	ADAREG3BH/L		ADAREG3BH/-	
ANA4	ADAREG4CH/L			
ANA ₅	ADAREG5DH/L			
ANA6	ADAREG6EH/L			
ANA7	ADAREG7FH/L			
ANA8	ADAREG08H/L			ADAREG7FH/
ANA9	ADAREG19H/L			
ANA10	ADAREG2AH/L			
ANA11	ADAREG3BH/L			
ANA ₁₂	ADAREG4CH/L			
ANA ₁₃	ADAREG5DH/L			
ANA14	ADAREG6EH/L			
ANA15	ADAREG7FH/L			

Table 16.3.7 Analog Input Channels and Related A/D Conversion Result Registers

16.3.8 Data Polling

To process A/D conversion results without using interrupts, ADAMOD0<EOCF> must be polled. If this flag is set, conversion results are stored in a specified A/D conversion result register. After confirming that this flag is set, read that conversion result storage register. In reading the register, make sure that you first read upper bits and then lower bits to detect an overrun. If OVRn is "0" and ADRnRF is "1" in lower bits, a correct conversion result has been obtained.

17. Watchdog Timer (Runaway Detection Timer)

The TMP19A61 has a built-in watchdog timer for detecting runaways.

The watchdog timer (WDT) is for detecting malfunctions (runaways) of the CPU caused by noises or other disturbances and remedying them to return the CPU to normal operation. If the timer detects a runaway, it generates a non-maskable interrupt to notify the CPU.

By connecting the output of the watchdog timer to a reset pin (inside the chip), it is possible to force the watchdog timer to reset itself.

17.1 Configuration

Fig. 17.1 shows the block diagram of the watchdog timer.

Fig. 17.1 Block Diagram of the Watchdog Timer

TMP19A61 (rev1.0)-17-442

17.2 Watchdog Timer Interrupt

The watchdog timer consists of the binary counters that are arranged in 22 stages and work using the $f_{SYS/2}$ system clock as an input clock. The outputs produced by these binary counters are 2^{15} , 2^{17} , 2^{19} and 2^{21} . By selecting one of these outputs with WDMOD <WDTP1:0>, a watchdog timer interrupt can be generated when an overflow occurs, as shown in Fig. 17.2.1.

Because the watchdog timer interrupt is a non-maskable interrupt factor, NMIFLG <WDT> at the INTC performs a task of identifying it.

When an overflow occurs, resetting the chip itself is an option to choose. If the chip is reset, a reset is affected for a 32-state time, as shown in Fig. 17.2.2. If this reset is affected, the clock f_{SYS} that the clock gear generates by dividing the clock f_c of the high-speed oscillator by 8 is used as an input clock $f_{SYS/2}$.

Fig. 17.2.2 Reset Mode

17.3 Control Registers

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.

17.3.1 Watchdog Timer Mode Register (WDMOD)

c Specifying the detection time of the watchdog timer <WDTP1: 0>

This is a 2-bit register for specifying the watchdog timer interrupt time for runaway detection. When a reset is effected, this register is initialized to WDMOD <WDTP1, 0> $=$ "00." 17.3.1 shows the detection time of the watchdog timer.

d Enabling/disabling the watchdog timer <WDTE>

When reset, WDMOD <WDTE> is initialized to "1" and the watchdog timer is enabled.

To disable the watchdog timer, this bit must be set to "0" and, at the same time, the disable code (B1H) must be written to the WDCR register. This dual setting is intended to minimize the probability that the watchdog timer may inadvertently be disabled if a runaway occurs.

To change the status of the watchdog timer from "disable" to "enable," set the <WDTE> bit to "1."

e Watchdog timer out reset connection <RESCR>

This is a register for specifying the connection of non-maskable interrupt (INTWDT) or an internal reset after a runaway is detected. As a reset initializes this setting to WDMOD <RESCR>="0" and non-maskable interrupt is specified. Refer to the part of NMIFLG register in Chapter 6 "Interrupt".

1 Enable

Fig. 17.3.1 Watchdog Timer Mode Register

17.3.2 Watchdog Timer Control Register (WDCR)

This is a register for disabling the watchdog timer function and controlling the clearing function of the binary counter.

• Disabling control

By writing the disable code (B1H) to this WDCR register after setting WDMOD <WDTE> to "0," the watchdog timer can be disabled.

WDMOD $\leftarrow 0$ – – – – – – – Clears WDTE to "0". WDCR \leftarrow 1 0 1 1 0 0 0 1 Writes the disable code (B1H).

• Enable control

Set WDMOD <WDTE> to "1".

• Watchdog timer clearing control

Writing the clear code (4EH) to the WDCR register clears the binary counter and allows it to resume counting.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Writes clear code (4EH).

(Note) Writing the disable code (BIH) clears the binary counter.

Fig. 17.3.2.1 Watchdog Timer Control Register

4EH Clear code

Others

17.4 Operation Description

The watchdog timer generates the INTWDT interrupt after a lapse of the detection time specified by the WDMOD <WDTP1, 0> register. Before generating the INTWD interrupt, the binary counter for the watchdog timer must be cleared to "0" using software (instruction). If the CPU malfunctions (runs away) due to noise or other disturbances and cannot execute the instruction to clear the binary counter, the binary counter overflows and the INTWD interrupt is generated. The CPU is able to recognize the occurrence of a malfunction (runaway) by identifying the INTWD interrupt and to restore the faulty condition to normal by using a malfunction (runaway) countermeasure program. Additionally, it is possible to resolve the problem of a malfunction (runaway) of the CPU by connecting the watchdog timer out pin to reset pins of peripheral devices.

The watchdog timer begins operation immediately after a reset is cleared.

In STOP mode, the watchdog timer is reset and in an idle state. When the bus is open (BUSAK = "L"), it continues counting. In IDLE mode, its operation depends on the WDMOD <I2WDT> setting. Before putting it in IDLE mode, WDMOD <I2WDT> must be set to an appropriate setting, as required.

Examples:

18. ROM correction function

This chapter describes the ROM correction function built into the TMP19A61.

18.1 Features

- Using this function, eight-word data per one register can be replaced for 12 registers.
- If an address (lower 5 bit is "don't care" bits) written to the address register matches an address generated by the PC or DMAC, ROM data is replaced by data generated by the ROM correction data register which is established in a RAM area assigned to the above address register.
- ROM correction is automatically authorized by writing an address to each address register.
- If ROM correction cannot be executed using eight-word data due to a program modification or for other reasons, it is possible to place a "jump-to-RAM" instruction in a data register in a RAM area and to correct ROM data in that RAM area.

18.2 Description of Operations

By setting in the address register ADDREGn a physical address (including a projection area) of the ROM area to be corrected, ROM data can be replaced by data generated by a data register in a RAM area assigned to ADDREGn. The ROM correction function is automatically enabled when an address is set in ADDREGn, and it cannot be disabled. After a reset, the ROM correction function is disabled. Therefore, to execute ROM correction with the initialization after a reset is cleared, it is necessary to set an address in ADDREG. As an address is set in ADDREG, the ROM correction function is enabled for this register. If the CPU has the bus authority, ROM data is replaced when the value generated by the PC matches that of the address register. If the DMAC has the bus authority, ROM data is replaced when a source or destination address generated by the DMAC matches the value of the address register. For example, if an address is set in ADDREG0 and ADDREG3, the ROM correction function is enabled for this area; match detection is performed on these registers, and data replacement is executed if there is a match. Data replacement is not executed for ADDREG1, ADDREG2, and ADDREG4 through ADDREG7. Although the bit <31:5> exists in address registers, match detection is performed on A<20:5>. Internally the data replacement is executed after the match detection of the ROMCS signal showing a ROM area and ROM correction circuitry.

If eight-word data is replaced, an address for ROM correction can be established only on an eight-word boundary, and data is replaced in units of 32 bytes. If only part of 32-byte data must be replaced with different data, the addresses that do not need to be replaced must be overwritten with the same data as the one existing prior to data replacement.

ADDREGn registers and RAM areas assigned to them are as follows:

(Note 1): The instruction affected by ROM correction under ROM protection is activated by RAM. Therefore, the instruction corrected by ROM can specify neither conditions of the ROM reading nor the DMAC. To enable all the instructions, the ROM must be unprotected.

(Note 2) ROM correction to ROM area ignores the upper address specified by an address register and decodes the address [19:5].

Fig. 18.1 ROM correction system diagram

TMP19A61 (rev1.0)-18-450

18.3 Registers

TMP19A61 (rev1.0)-18-451

TOSHIBA

TOSHIBA

TOSHIBA

- **(Note 1) Data cannot be transferred by DMA to the address register. However, data can be transferred by DMA to the RAM area where data for replacement is placed. The ROM correction function supports data replacement for both CPU and DMA access.**
- **(Note 2) Writing back the initial value "0x00" allows data at the reset address to be replaced.**

19. Key-on Wake Up

19.1 Outline

- The TMP19A61 has 4 key inputs, KEY0 to KEY3, which can be used for releasing the STOP mode or for external interrupts. Note that interrupt processing is executed with one interrupt factor for the 4 inputs. Each key input can be configured to be used or not, by programming (KWUPSTn).
- The active state of each input can be configured to the rising edge, the falling edge, the high level or the low level, by programming (KWUPSTn).
- An interrupt request is cleared by programming the key interrupt status register KWUPST in the interrupt processing.
- The key input pins have pull-up functions, which can enable/disable the pull-up function by programming the key pull-up control register PKPUP. This programming is needed for each of 32 inputs.

19.2 Key-on Wakeup Operation

The TMP19A61 has 4 key input pins, KEY0 to KEY3. Program the IMCGD<KWUPEN>register in the CG to determine whether to use the key inputs for releasing the STOP mode or for normal interrupts. Setting <KWUPEN> to "1" causes all the key inputs, KEY0 to KEY3, to be used for interrupts for releasing the STOP mode. Program KWUPSTn<KEYnEN> to enable or disable interrupt inputs for each key input pin. Also, program KWUPSTn<KEYn1: KEYn0> to define the active state of each key input pin to be used. Detection of key inputs is carried out in the KWUP block, and the detection results are notified to the IMCGD register in the CG as the active high level. Therefore, program IMCGD<EMCGC1:C0> to "01" to determine the detection level to the high level. The results of detection in the CG are also notified to the interrupt controller INTC as the active high level. Therefore, program the INTC to "01" to define the corresponding interrupt as the high level. Setting IMCGD<KWUPEN> to 0 (default) configures all the input pins, KEY0 to KEY3 to the normal interrupts. In this case, you don't have to make settings at the CG, but just specify the INTC detection level to the high level. Program KWUPSTn in the same way to enable or disable each key input and define their active states. Reading KWUPST during interrupt processing clears all the key interrupt requests.

(Note) If two or more key inputs are generated, all the key input requests will be cleared by clearing the interrupt request that corresponds to the first key input. The interrupt request generated after the interrupt to be cleared produces another key interrupt.

19.3 Pull-up function

Each key input has the pull-up function. By setting PKPUP<KEYPUP0:3> to "1", each bit of key input KEY0 through KEY3 can be pulled up.

TMP19A61

Cautions on Use of Key Inputs With Pull-up Enabled

A) When you make the first setting after turning the power ON

- 1) Make a setting of PKPUP (<PKnUP>="1")
- 2) Set KWUPSTn<KEYnEN> to "1" for the key input to be used.
- 3) Wait until the pull-up operation is completed.
- 4) Set KWUPSTn that corresponds to KEYn input to define the active state of the key input to be used.
- 5) Read KWUPST to clear interrupt requests.
- 6) Set CG and INTC (see chapter 6 for the procedure).
- B) To change the active state of a key input during operation
- 1) Disable key interrupts by setting IMC3<ILD2:D0> to "000" at the INTC.
- 2) Change the active state by setting KWUPSTn that corresponds to KEYn input to be changed.
- 3) Clear interrupt requests by reading KWUPST.
- 4) Enable the key interrupt at the INTC. Set IMC3<ILD2:D0> to a desired level.
- C) To enable a key input during operation
- 1) Disable key interrupts by setting IMC3<ILD2:D0> to "000" at the INTC.
- 2) Set KWUPSTn<KEYnEN> to "1" for the KEYn input to be used.
- 3) Wait until the pull-up operation is completed.
- 4) Set the active state by setting KWUPSTn that corresponds to KEYn input to be used.
- 5) Read KWUPST to clear interrupt requests.
- 6) Enable key interrupts at the INTC. (Set IMC3<ILD2:D0> to a desired level).

Cautions on Use of Key Inputs With Pull-up Disabled

- A) When you make the first setting after turning the power ON
- 1) Set PKPUP (<PKnUP>="1").
- 2) Set the active state by setting KWUPSTn that corresponds to KEYn input to be used.
- 3) Clear interrupt requests by reading KWUPST.
- 4) Set KWUPSTn<KEYnEN> to "1" for the KEYn input to be used.
- 5) Set CG and INTC (see chapter 6 for the procedure).

B) To change the active state of a key input during operation

- 1) Disable key interrupts at the INTC (IMC3<ILD2:D0>=000).
- 2) Change the active state by setting KWUPSTn that corresponds to KEYn input to be changed.
- 3) Read KWUPST to clear interrupt requests.
- 4) Enable key interrupts at the INTC. (Set IMC3<ILD2:D0> to a desired level).
- C) To enable a key input during operation
- 1) Disable key interrupts at the INTC (IMC3<ILD2:D0>=000).
- 2) Set the active state by setting KWUPSTn that corresponds to KEYn input to be used.
- 3) Read KWUPST to clear interrupt requests.
- 4) Set KWUPSTn<KEYnEN> to "1" for the KEYn input to be used.
- 5) Enable key interrupts at the INTC (IMC3<ILD2:D0> to a desired level).

Port O Pull-up Control Register POPUP

19.4 KEY input detection

1) <KWUPSTn> Active State Definition

You can choose one of the active state of each KEYn input from H/L level or rising/ falling edge with KWUPSTn<KEYn1:0>. KEYn input active state detection is always in operation.

19.5 Detection of Key Input Interrupts and Clearance of Requests

When KEYnEN is set to 1 and an active signal is input to KEYn, the KEYINTn channel that corresponds to KWUPST is set to "1," indicating that an interrupt is generated. The KWUPST is the read-only register. Reading this register clears the corresponding bit that has been set to "1". If the active state is set to the high or low level, the corresponding bit of the KWUPINTn register remains "1" after it is read, unless the external input is withdrawn.

KEY Interrupt Status Register: KWI IPST

20. Table of Special Function Registers

Special function registers are allocated to an 8K-byte address space from FFFFE000H to FFFFFFFFH.

- [1] Port registers
- [2] 16-bit timer
- [3] 32-bit timer
- $[4]$ CBUS/ serial channel (SBI)
- [5] UART/ serial channel (UART/SIO)
- [6] 10-bit A/D converter (ADC)
- [7] Key On Wake-up (KWUP)
- [8] Watchdog timer (WDT)
- [9] Interrupt controller (INTC)
- [10] DMA controller (DMAC)
- [11] Chip select/ wait controller (CS/WAIT controller)
- [12] FLASH control
- [13] ROM correction
- [14] INTUNIT
- [15] UART/ high speed serial channel (HSIO/UART)
- [16] Clock generator

(Note 1) The endian setting has no effect on registers that mapped to the addresses from 0xFFFF_F000 to 0xFFFF_FFFF. The register addresses from 0xFFFF_E000 to 0xFFFF_EFFF are changed by the endian setting.

(Note 2) For continuous 8-bit long registers, 16- or 32-bit access is possible. The use of 16 or 32-bit access requires that an even-number address be accessed and that an even-number address does not contain undefined areas.

1. Little endian [1] PORT registers

TMP19A61(rev1.0)-463

BH | | BH | | BH | BH | BH CH | CH | CH CH CH | CH DH | PKSEL | | DH | PLSEL | | DH | DH | DH | DH EH PKIE EH PLIE EH PMIE EH PKIE EH PNIE
FH FH FH FH FH FH FH FH | FH | | FH | FH | FH

[2] 16-bit timer

Register name

 \mathbf{r}

[6] ADC

 $\overline{}$

[9] INTC

[10] DMAC

[11] CS/WAIT controller

[14] INTUNIT

[15] HSIO/UART

2. Big endian

The endian setting has effect on registers that mapped to the addresses from 0xFFFF_E000 to 0xFFFF_EFFF.

Register name

Register name

DH CMPB1LH **DH** CAPB1LH EH CMPB1HL EH CAPB1HL FH CMPB1HH FH CAPB1HH

 $[6]$ ADC

[9] INTC

[10] DMAC

name

[11] CS/WAIT controller

[13] ROM correction

[14] INTUNIT

21. JTAG Interface

The TMP19A61 is equipped with the boundary scan interface that conforms to the Joint Test Action Group (JTAG) standard. This interface uses the industry-standard JTAG protocol (IEEE Standard 1149.1/D6). This chapter describes this JTAG interface with a mention of boundary scan, interface pins, interface signals, and test access ports (TAP).

21.1 Boundary Scan Overview

IC (Integrated Circuit) density is ever increasing, SMDs (Surface Mount Devices) continue to decrease in size, components are now mounted on both sides of printed circuit boards (PCBs), and there are considerable technical developments related to embedding holes. Conventional internal circuit testing techniques are dependent on the physical contact between internal circuitry and chips and, therefore, their limitations with respect to efficiency and accuracy are manifest. With the ever-increasing IC complexity, tests conducted to perform inspections on all chips integrated into an IC are becoming larger in scale, and it is becoming more difficult to design an efficient, reliable IC testing program.

To overcome this difficulty in performing IC tests, the "boundary scan" circuit was developed. It is a group of shift registers called "boundary scan cells" established between pins and internal circuitry (see Fig. 21.1). These boundary scan cells are bypassed under normal conditions. When an IC goes into test mode, data is sent from the boundary scan cells through the shift register bus in response to the instruction given by a test program, and various diagnostic tests are executed. In IC tests, five signals TDI, TDO, TMS, TCK and TRST are used. These signals are explained in the next section.

Fig. 21.1 JTAG Boundary Scan Cells

(Note) The optional instructions IDCODE, USERCODE, INTEST and RUNBIST are not implemented in the TMP19A61.

21.2 JTAG Interface Signals

JTAG interface signals are as follows (see Fig. 21.2):

- TDI To input JTAG serial data
- TDO To output JTAG serial data
- TMS To select JTAG test mode
- TCK To input JTAG serial clock
- TRST To input JTAG test reset

Fig. 21.2 Interface Signals and Registers

The JTAG boundary scan mechanism (hereafter called "JTAG mechanism") enables testing of the processor, printed circuit boards connected to the processor, and connections between other components on printed circuit boards.

The JTAG mechanism does not have a function of testing the processor itself.

21.3 JTAG Controller and Registers

The following JTAG controller and registers are built into the processor:

- Instruction register
- Boundary scan register
- Bypass register
- Device identification register
- Test Access Port (TAP) controller

In the JTAG basic mechanism, the TAP controller state machine monitors the signals input through the JTMS pin. As the JTAG mechanism starts operation, the TAP controller determines a test function to be executed by loading data into the JTAG instruction register (IR) and performing a serial data scan via the data register (DR), as shown in Table 21.1. When data is scanned, the state of the JTMS pin represents new specific data words and the end of data flow. The data register is selected according to data loaded into the instruction register.

21.3.1 Instruction Register

The JTAG instruction register consists of four cells, including shift registers. It is used to select either a test to be executed or a test data register to be accessed or to select both. Either the boundary scan register or the bypass register is selected according to combinations shown in Table 21.1.

Table 21.1 Bit Configurations of the JTAG Instruction Register

Fig. 21.3 shows the format of the instruction register.

Fig. 21.3 Instruction register

The instruction code is shifted from the least significant bit to the instruction register.

Fig. 21.4 Direction of a Shift of the Instruction Code to the Instruction Register

21.3.2 Bypass Register

The bypass register has a one-bit width. If the TAP controller is in the Shift-DR state (bypass state), data at the TDI pin is shifted into the bypass register, and the output from the bypass register is shifted out to the TDO output pin.

Simply put, the bypass register is a circuit for bypassing the devices in a serial boundary scan chain connected to the substrates that are not required for a test to be conducted. Fig. 21.5 shows the logical position of the bypass register in a boundary scan chain.

If the bypass register is used, the speed of access to boundary scan registers in an active IC in a data path used for substrate level testing can be increased.

Fig. 21.5 Function of the Bypass Register

21.3.3 Boundary Scan Register

The boundary scan register has all the inputs and outputs for TMP19A61 except for some analog output signals and the control signals. Pins of the TMP19A61 can drive any test patterns by scanning data into the boundary scan register in the Shift-DR state. After the boundary scan register goes into the Capture-DR state, data enters the processor, is shifted, and inspected.

The boundary scan register forms a data path. It basically functions as a single shift register of 297-bit width. Cells in this data path are connected to all input and output pads of the TMP19A61.

The TDI input is introduced to the least significant bit (LSB) in the boundary scan register. The most significant bit in the boundary scan register is taken out of the TDO output.

21.3.4 Test Access Port (TAP)

The test access port (TAP) consists of five signal pins: TRST , TDI, TDO, TMS, and TCK. Serial test data, instructions and test control signals are sent and received through these signal pins.

Data is serially scanned into one of three registers (instruction register, bypass register and boundary scan register) via the TDI pin or it is scanned out from one of these three registers into the TDO pin, as shown in Fig. 21.6.

The TMS input is used to control the state transitions of the main TAP controller state machine. The TCK input is a test clock exclusively for shifting serial JTAG data synchronously; it works independently of a chip core clock or a system clock.

Data through the TDI and TMS pins are sampled on the rising edge of the input clock signal TCK. Data through the TDO pin changes on the falling edge of the clock signal TCK.

21.3.5 TAP Controller

In the processor, a 16-state TAP controller specified in the IEEE JTAG standard is implemented.

21.3.6 Controller Reset

To reset the state machine of the TAP controller,

- assert the $\overline{\text{TRST}}$ signal input (Low) to reset the TAP controller or
- continue to assert the input signal TMS by using the rising edge of the TCK input five times successively after clearing the reset state of the processor.

The reset state can be maintained by keeping TMS in an asserted state.

21.3.7 State Transitions of the TAP Controller

Fig. 21.7 shows the state transitions of the TAP controller. The state of the TAP controller changes depending on which value TMS will select on the rising edge of TCK, 0 or 1. In this figure, the arrow shows a state transition and the value that TMS selects to execute each state transition is shown alongside of the arrow.

Fig. 21.7 State Transition Diagram of the TAP Controller

The TAP controller operates in each state described below. In Fig. 21.7, a column to the left is the data column and a column to the right is the instruction column. The data column represents the data register (DR), and the instruction column represents the instruction register (IR).

Test-Logic-Reset

If the TAP controller is in a reset state, the device identification register is selected by default. The most significant bit in the boundary scan register is cleared to "0," and the output is disabled. The TAP controller remains in the Test-Logic-Reset state if TMS is "1." If "0" is input into TMS in the Test-Logic-Reset state, the TAP controller goes into the Run-Test/Idle state.

• Run-Test/Idle

In the Run-Test/Idle state, the IC goes into test mode only if a specific instruction, such as the built-in self test (BIST) instruction, is issued. If an instruction that cannot be executed in the Run-Test/Idle state has been issued, the test data register selected by the last instruction maintains the existing state.

The TAP controller remains in the Run-Test/Idle state if TMS is "0." If "1" is input into TMS, the TAP controller goes into the Select-DR-Scan state.

• Select-DR-Scan

The Select-DR-Scan state of the TAP controller is a transient state. In this state, the IC performs no operations. If "0" is input into TMS when the TAP controller is in the Select-DR-Scan state, the TAP controller goes into the Capture-DR state. If "1" is input into TMS, the instruction column goes into the Select-IR-Scan state.

• Select-IR-Scan

The Select-IR-Scan state of the TAP controller is a transient state. In this state, the IC performs no operations.

If "0" is input into TMS when the TAP controller is in the Select-IR-Scan state, the TAP controller goes into the Capture-IR state. If "1" is input into TMS, the TAP controller returns to the Test-Logic-Reset state.

• Capture-DR

If the data register selected by the instruction register has parallel inputs when the TAP controller is in the Capture-DR state, data is loaded into the data register in a parallel fashion. If the data register does not have parallel inputs or if data does not need to be loaded into the selected test data register, the data register maintains the existing state.

If "0" is input into TMS when the TAP controller is in the Capture-DR state, the TAP controller goes into the Shift-DR state. If "1" is input into TMS, the TAP controller goes into the Exit 1-DR state.

• Shift-DR

If the TAP controller is in the Shift-DR state, data is serially shifted out by the data register connected between TDI and TDO.

If the TAP controller is in the Shift-DR state, the Shift-DR state is maintained while TMS is "0." If "1" is input into TMS, the TAP controller goes into the Exit 1-DR state.

• Exit 1-DR

The Exit 1-DR state of the TAP controller is a transient state.

If "0" is input into TMS when the TAP controller is in the Exit 1-DR state, the TAP controller goes into the Pause-DR state. If "1" is input into TMS, it goes into the Update-DR state.

• Pause-DR

In the Pause-DR state, the shift operation performed by the data register selected by the instruction register is temporarily suspended. The instruction register and the data register maintain their existing state.

The TAP controller remains in the Pause-DR state while TMS is "0". If "1" is input into TMS, it goes into the Exit 2-DR state.

• Exit 2-DR

The Exit 2-DR state of the TAP controller is a transient state.

If "0" is input into TMS when the TAP controller is in the Exit 2-DR state, the TAP controller returns to the Shift-DR state. If "1" is input into TMS, it goes into the Update-DR state.

• Update-DR

In the Update-DR state, data is output in a parallel fashion from the data register having a parallel output synchronously to the rising edge of TCK. The data register with a parallel output latch does not output data during the shift operation; it outputs data only in the Update-DR state. If "0" is input into TMS when the TAP controller is in the Update-DR state, the TAP controller goes into the Run-Test/Idle state. If "1" is input into TMS, it goes into the Select-DR-Scan state.

Capture-IR

In the Capture-IR state, data is loaded into the instruction register in a parallel fashion. Data loaded is 0001. The Capture-IR state is used to test the instruction register. A malfunction of the instruction register can be detected by shifting out the data loaded.

If "0" is input into TMS when the TAP controller is in the Capture-IR state, the TAP controller goes into the Shift-IR state. If "1" is input into TMS, it goes into the Exit 1-IR state.

• Shift-IR

In the Shift-IR state, the instruction register is connected between TDI and TDO, and data loaded synchronously to the rising edge of TCK is serially shifted out.

The TAP controller remains in the Shift-IR state while TMS is "0". If "1" is input into TMS, the TAP controller goes into the Exit 1-IR state.

• Exit 1-IR

The Exit 1-IR state of the TAP controller is a transient state.

If "0" is input into TMS when the TAP controller is in the Exit 1-IR state, the TAP controller goes into the Pause-IR state. If "1" is input into TMS, it goes into the Update-IR state.

Pause-IR

In the Pause-IR state, the shift operation performed by the instruction register is temporarily suspended. The existing state of the instruction register and that of the data register are maintained.

The TAP controller remains in the Pause-IR state while TMS is "0." If "1" is input into TMS, it goes into the Exit 2-IR state.

Exit 2-IR

The Exit 2-IR state of the TAP controller is a transient state.

If "0" is input into TMS when the TAP controller is in the Exit 2-IR state, the TAP controller goes into the Shift-IR state. If "1" is input into TMS, it goes into the Update-IR state.

Update-IR

In the Update-IR state, instructions shifted into the instruction register are updated by outputting them in a parallel fashion synchronously to the rising edge of TCK.

If "0" is input into TMS when the TAP controller is in the Update-IR state, the TAP controller goes into the Run-Test/Idle state. If "1" is input into TMS, it goes into the Select-DR-Scan state.

Table 21.2 shows the boundary scan sequence relative to processor signals.

Note: The pins shown above are JTAG scan available.

Table 21.2 JTAG Scan Sequence Relative to the TMP19A61 Processor Pins

21.4 Instructions Supported by the JTAG Controller Cells

This section describes the instructions supported by the JTAG controller cells of the TMP19A61.

21.4.1 EXTEST instruction

The EXTEST instruction is used for external interconnect test. If this instruction is issued, the BSR cells at output pins output test patterns in the Update-DR state, and the BSR cells at input pins capture test results in the Capture-DR state.

Before the EXTEST instruction is selected, the boundary scan register is usually initialized using the SAMPLE/PRELOAD instruction. If the boundary scan register has not been initialized, there is the possibility that indeterminate data will be transmitted in the Update-DR state and bus conflicts may occur between ICs. Fig. 21.8 shows the flow of data while the EXTEST instruction is selected.

Fig. 21.8 Flow of Data While the EXTEST Instruction Is Selected

The basic external interconnect test procedure is as follows:

- 1. Initialize the TAP controller to put it in the Test-Logic-Reset state.
- 2. Load the SAMPLE/PRELOAD instruction into the instruction register. This allows the boundary scan register to be connected between TDI and TDO.
- 3. Initialize the boundary scan register by shifting in determinate data.
- 4. Load the initial test data into the boundary scan register.
- 5. Load the EXTEST instruction into the instruction register.
- 6. Capture the data applied to the input pin and input it into the boundary scan register.
- 7. Shift out the captured data while simultaneously shifting in the next test pattern.

8. Output the test pattern that was shifted into the boundary scan register for output to the output pin.

Repeat steps 6 through 8 for each test pattern.

(Note) When using EXTEST instruction, please note that malfunction may occur depending on the data input from terminal pin on ground that CPU is in operating state and make sure to execute the test after the system reset is released

21.4.2 SAMPLE/PRELOAD Instructions

The SAMPLE and PRELOAD instructions are used to connect TDI and TDO by way of the boundary scan register. This instruction has two functions.

• The SAMPLE instruction is used to monitor the I/O pad of an IC. While SAMPLE is monitoring the I/O pads, the internal logic is not disconnected from the I/O pins of an IC. This instruction is executed in the Capture-DR state. A main function of SAMPLE is to read values of the I/O pins of an IC at the rising edge of TCK during normal functional operation. Fig. 21-9 shows the flow of data while the SAMPLE instruction is selected.

Fig. 21.9 Flow of Data While SAMPLE Is Selected

• The PRELOAD instruction is used to initialize the boundary scan register before selecting other instructions. For example, the boundary scan register is initialized using PRELOAD before selecting the EXTEST instruction, as previously explained. PRELOAD shifts data into the boundary scan register without affecting the normal operation of the system logic. Fig. 21.10 shows the flow of data while the PRELOAD instruction is selected.

Fig. 21.10 Flow of Test Data While PRELOAD Is Selected

When using the SAMPLE instruction, complete the instruction update during the system reset. After the reset is released, do not switch the TAP instruction.

21.4.3 BYPASS instruction

When conducting the type of test in which an IC does not need to be controlled or monitored, the BYPASS instruction is used to form the shortest serial path bypassing an IC by connecting the bypass register between JTDI and JTDO. The BYPASS instruction does not affect the normal operation of the system logic implemented on a chip. Data passes through the bypass register while the BYPASS instruction is selected, as shown in Fig. 21.11.

Fig. 21.11 Flow of Data While the Bypass Register Is Selected

21.5 Points to Note

This section describes the points to note regarding JTAG boundary scan operations implemented in this processor.

- The X2 and X1 signal pads do not comply with JTAG.
- To reset the JTAG circuit, execute either of the following:
	- \heartsuit Initialize the JTAG circuit by asserting TRST, and then negate TRST.
	- d Set the TMS pin to "1," and supply TCK with more than 5 clocks.

22. Flash Memory Operation

This section describes the hardware configuration and operation of the flash memory.

Flash Memory

Features

1) Memory capacity

The TMP19A61F10XBG device is equipped with two chips of 4M-bit (512kB) flash memory. The memory area consists of 8 independent memory blocks (128 kB \times 8) to enable independent write access to each block. When the CPU is to access the internal flash memory, 32-bit data bus width is used.

- 2) Flash memory access Interleave access is used in this device.
- 3) Write/erase time

Write time: 1sec/Chip (Typ) 0.5sec/128Kbyte (Typ.)

Erase: 0.2sec/Chip (Typ) 100msec/128Kbyte(Typ.)

(Note) The above values are theoretical values not including data transfer time. The write time per chip depends on the write method to be used by the user.

Programming method

The onboard programming mode is available for the user to program (rewrite) the device while it is mounted on the user's board.

4-1) User boot mode

The user's original rewriting method can be supported.

4-2) Single boot mode

The rewriting method to use serial data transfer (Toshiba's unique method) can be supported.

Rewriting method

The flash memory included in this device is generally compliant with the applicable JEDEC standards except for some specific functions. Therefore, if the user is currently using an external flash memory device, it is easy to implement the functions into this device. Furthermore, the user is not required to build his/her own programs to realize complicated write and erase functions because such functions are automatically performed using the circuits already built-in the flash memory chip.

This device is also implemented with a read-protect function to inhibit reading flash memory data from any external writer device. On the other hand, rewrite protection is available only through command-based software programming; any hardware setting method to apply +12VDC is not supported. The above described protection function is automatically enabled when all the two area are configured for protection. When the user removes protection, the internal data is automatically erased before the protection is actually removed.

Block Diagram of the Flash Memory Section

Fig. 22.1 Block Diagram of the Flash Memory Section

TMP19A61 (rev1.0) 22-504

Operation Mode

This device has two operation modes including the mode not to use the internal flash memory.

Table 22.1 Operation Modes

Among the flash memory operation modes listed in the above table, the User Boot mode is the programmable modes. This mode is referred to as "Onboard Programming" modes where onboard rewriting of internal flash memory can be made on the user's card.

Either the Single Chip or Single Boot operation mode can be selected by externally setting the level of the BOOT input pin while the device is in reset status.

After the level is set, the CPU starts operation in the selected operation mode when the reset condition is removed. Regarding the BOOT pin, be sure not to change the levels during operation once the mode is selected.

The mode setting method and the mode transition diagram are shown below:

Table 22.2 Operation Mode Setting

21.2.1 Reset Operation

To reset the device, ensure that the power supply voltage is within the operating voltage range, that the internal oscillator has been stabilized, and that the RESET input is held at "0" for a minimum duration of 12 system clocks (1.8 μs with 54MHz operation; the "1/8" clock gear mode is applied after reset).

21.2.2 DSU (EJTAG) - PROBE Interface

This interface is used when the DSU probe is used in debugging. This is the dedicated interface for connection to the DSU probe. Please refer to the operation manual for the DSU probe you are going to use for details of debugging procedures to use the DSU probe. Here, the function to enable/disable the DSU probe in the DSU (EJTAG) mode is described.

1) Protect function

This device allows use of on-board DSU probes for debugging. To facilitate this, the device is implemented with a protection function to prevent easy reading of the internal flash memory by a third party other than the authorized user. By enabling the protection function, it becomes impossible to read the internal flash memory from a DSU probe. Use this function together with the protection function of the internal flash memory itself as described later.

2) DSU probe enable/disable function

This device allows use of on-board DSU probes for debugging operations. To facilitate this, the device is implemented with the "DSU probe inhibit" function (hereafter referred to as the **"DSU inhibit" function**) to prevent easy reading of the internal flash memory by a third party other than the authorized user. By enabling the DSU inhibit function, use of any DSU probe becomes impossible.

3) DSU enable (Enables use of DSU probes for debugging)

In order to prevent the DSU inhibit function from being accidentally removed by system runaway, etc., the method to cancel the DSU inhibit function is in double protection structure so it is necessary to set SEQMOD<DSUOFF> to "0" and also write the protect code "0x0000_00C5" to the DSU protect control register SEQCNT to cancel the function. Then, debugging to use a DSU probe can be allowed. While power to the device is still applied, setting SEQMOD <SEQON> to "1" and writing "0x0000_00C5" to the SEQCNT register will enable the protection function again.

(Note 1) This register must be 32-bit accessed. (Note 2) This register is initialized only by power-on reset. It is not initialized by a normal reset.

Table 22.4 DSU Protect Control Register

(Note 1) This register must be 32-bit accessed.

4) Example use by the user

An example to use a DSU probe together with this function is shown as follows:

Fig. 22.3 Example Use of DSU Inhibit Function

21.2.3 User Boot Mode (Single chip mode)

User Boot mode is to use flash memory programming routine defined by users. It is used when the data transfer buses for flash memory program code on the old application and for serial I/O are different. It operates at the single chip mode; therefore, a switch from normal mode in which user application is activated at the single chip mode to User Boot Mode for programming flash is required. Specifically, add a mode judgment routine to a reset program in the old application.

The condition to switch the modes needs to be set by using the I/O of 19A61 in conformity with the user's system setup condition. Also, flash memory programming routine that the user uniquely makes up needs to be set in the new application. This routine is used for programming after being switched to User Boot Mode. The execution of the programming routine must take place while it is stored in the area other than the flash memory since the data in the internal flash memory cannot be read out during delete/ writing mode. Once re-programming is complete, it is recommended to protect relevant flash blocks from accidental corruption during subsequent Single-Chip (Normal mode) operations. All the interruption including a non-maskable are inhibited at User Boot Mode.

(1-A) and (1-B) are the examples of programming with routines in the internal flash memory and in the external memory. For a detailed description of the erase and program sequence, refer to 21.3 On-board Programming of Flash Memory (Rewrite/Erase).

User Boot Mode

(1-A) Storing a Programming Routine in the Flash Memory

(Step-1)

Determine the conditions (e.g., pin states) required for the flash memory to enter User Boot mode and the I/O bus to be used to transfer new program code. Create hardware and software accordingly. Before installing the TMP19A61 on a printed circuit board, write the following three program routines into an arbitrary flash block using programming equipment.

- (a) Mode judgment routine: Code to determine whether or not to switch to User Boot mode
- (b) Programming routine: Code to download new program code from a host controller and re-program the flash memory
- (c) Copy routine: Code to copy the flash programming routine from the TMP19A61 flash memory to either the TMP19A61 on-chip RAM or external memory device.

(Step-2)

After RESET is released, the reset procedure determines whether to put the TMP19A61 flash memory in User Boot mode. If mode switching conditions are met, the flash memory enters User Boot mode. (All interrupts including NMI must be disabled while in User Boot mode.)

(Step-*3)*

Once transition to User Boot mode is occurred, execute the copy routine (c) to copy the flash programming routine (b) to either the TMP19A61 on-chip RAM or an external memory device. (In the following figure, the on-chip RAM is used).

(Step-*4)*

Jump to the flash programming routine in the on-chip RAM. Cancel the protection for overwriting to erase a flash block containing the old application program code.

(Step-*5)*

Continue executing the flash programming routine to download new program code from the host controller and program it into the erased flash block. Once programming is complete, turn on the protection of that flash block.

(Step-*6)*

Set RESET to "0" to reset the TMP19A61. Upon reset, the on-chip flash memory is put in Normal mode. After RESET is released, the CPU will start executing the new application program code.

(1-B) Transferring a Programming Routine from an External Host

(Step-*1)*

Determine the conditions (e.g., pin states) required for the flash memory to enter User Boot mode and the I/O bus to be used to transfer new program code. Create hardware and software accordingly. Before installing the TMP19A61 on a printed circuit board, write the following two program routines into an arbitrary flash block using programming equipment.

- (a) Mode judgment routine: Code to determine whether or not to switch to User Boot mode
- (b) Transfer routine: Code to download new program code from a host controller

Also, prepare a programming routine shown below on the host controller:

(c) Programming routine: Code to download new program code from an external host controller and re-program the flash memory

(Step-2)

After RESET is released, the reset procedure determines whether to put the TMP19A61 flash memory in User Boot mode. If mode switching conditions are met, the flash memory enters User Boot mode. (All interrupts including NMI must be disabled while in User Boot mode).

(Step-*3)*

Once User Boot mode is entered, execute the transfer routine (b) to download the flash programming routine (c) from the host controller to either the TMP19A61 on-chip RAM or an external memory device. (In the following figure, the on-chip RAM is used).

(Step-*4)*

Jump to the flash programming routine in the on-chip RAM. Cancel the protection for overwriting to erase a flash block containing the old application program code.

(Step-*5)*

Continue executing the flash programming routine (c) to download new program code from the host controller and program it into the erased flash block. Once programming is complete, turn on the protection of that flash block.

(Step-*6)*

Set RESET to "0" to reset the TMP19A61. Upon reset, the on-chip flash memory is put in Normal mode. After RESET is released, the CPU will start executing the new application program code.

22.3 On-board Programming of Flash Memory (Rewrite/Erase)

In on-board programming, the CPU is to execute software commands for rewriting or erasing the flash memory. The rewrite/erase control program should be prepared by the user beforehand. Because the flash memory content cannot be read while it is being written or erased, it is necessary to run the rewrite/erase program from the internal RAM or from an external memory device after shifting to the user boot mode. In this section, flash memory addresses are represented in virtual addresses unless otherwise noted.

22.3.1 Flash Memory

Except for some functions, writing and erasing flash memory data are in accordance with the standard JEDEC commands. In writing or erasing, use the SW command of the CPU to enter commands to the flash memory. Once the command is entered, the actual write or erase operation is automatically performed internally.

Major functions	Description
Automatic page program	Writes data automatically.
Automatic chip erase	Erases the entire area of the flash memory automatically.
Automatic block erase	Erases a selected block automatically. (128 kB at a time)
Write protect	The write or erase function can be individually inhibited for each block (of 128 kB). When all blocks are set for protection, the entire protection function is automatically enabled.
Protect function	By writing a 4-bit protection code, the write or erase function can be individually inhibited for each block.

Table 22.5 Flash Memory Functions

Note that addressing of operation commands is different from the case of standard commands due to the specific interface arrangements with the CPU as detailed operation of the user boot mode and RAM transfer mode is described later. Also note that the flash memory is written in 32-bit blocks. So, 32-bit (word) data transfer commands must be used in writing the flash memory.

(1) Block configuration

Fig. 22.4 Block Configuration of Flash Memory

(2) Basic operation

Generally speaking, this flash memory device has the following two operation modes:

- The mode to read memory data (Read mode)
- The mode to automatically erase or rewrite memory data (Automatic operation)

Transition to the automatic mode is made by executing a command sequence while it is in the memory read mode. In the automatic operation mode, flash memory data cannot be read and any commands stored in the flash memory cannot be executed. In the automatic operation mode, any interrupt or exception generation cannot set the device to the read mode except when a hardware reset is generated. During automatic operation, be sure not to cause any exceptions other than debug exceptions and reset while a DSU probe is connected. Any interrupt or exception generation cannot set the device to the read mode except when a hardware reset is generated.

1) Read

When data is to be read, the flash memory must be set to the read mode. The flash memory will be set to the read mode immediately after power is applied, when CPU reset is removed, or when an automatic operation is normally terminated. In order to return to the read mode from other modes or after an automatic operation has been abnormally terminated, either the Read/reset command (a software command to be described later) or a hardware reset is used. The device must also be in the read mode when any command written on the flash memory is to be executed.

• **Read/reset command and Read command (software reset)**

When an automatic operation is abnormally terminated, the flash memory cannot return to the read mode by itself (When FLCS<RDY/BSY> = 0, data read from the flash memory is undefined.) In this case, the Read/reset command can be used to return the flash memory to the read mode. Also, when a command that has not been completely written has to be canceled, the Read/reset command must be used to return to the read mode. The Read command is used to return to the read mode after executing the SW command to write the data "0x0000_00F0" to an arbitrary address for each chip of the flash memory.

• **With the Read/reset command, the device is returned to the read mode after completing the third bus write cycle.**

2) Command write

This flash memory uses the command control method. Commands are executed by executing a command sequence to the flash memory. The flash memory executes automatic operation commands according to the address and data combinations applied (refer to Command Sequence).

If it is desired to cancel a command write operation already in progress or when any incorrect command sequence has been entered, the Read/reset command is to be executed. Then, the flash memory will terminate the command execution and return to the read mode.

While commands are generally comprised of several bus cycles, the operation to apply the SW command to the flash memory is called "bus write cycle." The bus write cycles are to be in a specific sequential order and the flash memory will perform an automatic operation when the sequence of the bus write cycle data and address of a command write operation is in accordance

with a predefined specific sequence. If any bus write cycle does not follow a predefined command write sequence, the flash memory will terminate the command execution and return to the read mode. The address [31:21] in each bus write cycle should be the virtual address [31:21] of command execution. It will be explained later for the address bits [20:8].

(Note 1) Command sequences are executed from outside the flash memory area.

- (Note 2) The interval between bus write cycles for this device must be 15 system clock cycles or longer. The command sequencer in the flash memory device requires a certain time period to recognize a bus write cycle. If more than one bus write cycles are executed within this time period, normal operation cannot be expected. For adjusting the applicable bus write cycle interval using a software timer to be operated at the operating frequency, use the section 10) "ID-Read" to check for the appropriateness.
- (Note 3) Between the bus write cycles, never use any load command (such as LW, LH, or LB) to the flash memory or perform a DMA transmission by specifying the flash area as the source address. Also, don't execute a Jump command to the flash memory. While a command sequence is being executed, don't generate any interrupt such as maskable interrupts (except debug exceptions when a DSU probe is connected).

If such an operation is made, it can result in an unexpected read access to the flash memory and the command sequencer may not be able to correctly recognize the command. While it could cause an abnormal termination of the command sequence, it is also possible that the written command is incorrectly recognized.

(Note 4) The SYNC command must be executed immediately after the SW command for each bus write cycle.

- (Note 5) For the command sequencer to recognize a command, the device must be in the read mode prior to executing the command. Be sure to check before the first bus write cycle that the FLCS[0] RDY/BSY bit is set to "1." It is recommended to subsequently execute a Read command.
- (Note 6) Upon issuing a command, if any address or data is incorrectly written, be sure to perform a system reset operation or issue a reset command to return to the read mode again.
	- 3) Reset

Hardware reset

The flash memory has a reset input as the memory block and it is connected to the CPU reset signal. Therefore, when the RESET input pin of this device is set to $V_{I\perp}$ or when the CPU is reset due to any overflow of the watch dog timer, the flash memory will return to the read mode terminating any automatic operation that may be in progress. The CPU reset is also used in returning to the read mode when an automatic operation is abnormally terminated or when any mode set by a command is to be canceled. It should also be noted that applying a hardware reset during an automatic operation can result in incorrect rewriting of data. In such a case, be sure to perform the rewriting again.

Refer to Section 21.2.1 "Reset Operation" for CPU reset operations. After a given reset input, the CPU will read the reset vector data from the flash memory and starts operation after the reset is removed.

4) Automatic Page Programming

Writing to a flash memory device is to make "1" data cells to "0" data cells. Any "0" data cell cannot be changed to a "1" data cell. For making "0" data cells to "1" data cells, it is necessary to perform an erase operation.

The automatic page programming function of this device writes data in 128 word blocks. A 128 word block is defined by a same [31:9] address and it starts from the address [8:0] = 0 and ends at the address $[8:0] = 0x1FF$. This programming unit is hereafter referred to as a "page."

Writing to data cells is automatically performed by an internal sequencer and no external control by the CPU is required. The state of automatic page programming (whether it is in writing operation or not) can be checked by the FLCS [0] <RDY/BSY> register.

Also, any new command sequence is not accepted while it is in the automatic page programming mode. If it is desired to interrupt the automatic page programming, use the hardware reset function. If the operation is stopped by a hardware reset operation, it is necessary to once erase the page and then perform the automatic page programming again because writing to the page has not been normally terminated.

The automatic page programming operation is allowed only once for a page already erased. No programming can be performed twice or more times irrespective of the data cell value whether it is "1" or "0." Note that rewriting to a page that has been once written requires execution of the automatic block erase or automatic chip erase command before executing the automatic page programming command again. Note that an attempt to rewrite a page twice or more without erasing the content can cause damages to the device.

No automatic verify operation is performed internally to the device. So, be sure to read the data programmed to confirm that it has been correctly written.

The automatic page programming operation starts when the fourth bus write cycle of the command cycle is completed. On and after the fifth bus write cycle, data will be written sequentially starting from the next address of the address specified in the fourth bus write cycle (in the fourth bus write cycle, the page top address will be command written) (32 bits of data is input at a time). Be sure to use the SW command in writing commands on and after the fourth bus cycle. In this, any SW command shall not be placed across word boundary. On and after the fifth bus write cycle, data is command written to the same page area. Even if it is desired to write the page only partially, it is required to perform the automatic page programming for the entire page. In this case, the address input for the fourth bus write cycle shall be set to the top address of the page. Be sure to perform command write operation with the input data set to "1" for the data cells not to be set to "0." For example, if the top address of a page is not to be written, set the input data of the fourth bus write cycle to 0xFFFFFFFF to command write the data.

Once the fourth bus cycle is executed, it is in the automatic programming operation. This condition can be checked by monitoring the register bit FLCS [0] <RDY/BSY> (See Table 22.16). Any new command sequence is not accepted while it is in automatic page programming mode. If it is desired to stop operation, use the hardware reset function. Be careful in doing so because data cannot be written normally if the operation is interrupted. When a single page has been command written normally terminating the automatic page writing process, the FLCS [0] <RDY/BSY> bit is set to "1" and it returns to the read mode.

When multiple pages are to be written, it is necessary to execute the page programming command for each page because the number of pages to be written by a single execution of the automatic page program command is limited to only one page. It is not allowed for

automatic page programming to process input data across pages.

Data cannot be written to a protected block. When automatic programming is finished, it automatically returns to the read mode. This condition can be checked by monitoring FLCS [0] <RDY/BSY> (See Table 22.16). If automatic programming has failed, the flash memory is locked in the mode and will not return to the read mode. For returning to the read mode, it is necessary to use the reset command or hardware reset to reset the flash memory or the device. In this case, while writing to the address has failed, it is recommended not to use the device or not to use the block that includes the failed address.

Note: Software reset becomes ineffective in bus write cycles on and after the fourth bus write cycle of the automatic page programming command.

5) Automatic chip erase (per 512KB)

The automatic chip erase operation starts when the sixth bus write cycle of the command cycle is completed.

This condition can be checked by monitoring FLCS [0] <RDY/BSY> (See Table 22.16). While no automatic verify operation is performed internally to the device, be sure to read the data to confirm that data has been correctly erased. Any new command sequence is not accepted while it is in an automatic chip erase operation. If it is desired to stop operation, use the hardware reset function. If the operation is forced to stop, it is necessary to perform the automatic chip erase operation again because the data erasing operation has not been normally terminated.

Also, any protected blocks cannot be erased. If all the blocks are protected, the automatic chip erase operation will not be performed and it returns to the read mode after completing the sixth bus read cycle of the command sequence. When an automatic chip erase operation is normally terminated, it automatically returns to the read mode. If an automatic chip erase operation has failed, the flash memory is locked in the mode and will not return to the read mode.

For returning to the read mode, it is necessary to use the reset command or hardware reset to reset the flash memory or the device. In this case, the failed block cannot be detected. It is recommended not to use the device anymore or to identify the failed block by using the block erase function for not to use the identified block anymore.

6) Automatic block erase (128 kB at a time)

The automatic block erase operation starts when the sixth bus write cycle of the command cycle is completed.

This status of the automatic block erase operation can be checked by monitoring FLCS [0] <RDY/BSY> (See Table 22.6). While no automatic verify operation is performed internally to the device, be sure to read the data to confirm that data has been correctly erased. Any new command sequence is not accepted while it is in an automatic block erase operation. If it is desired to stop operation, use the hardware reset function. In this case, it is necessary to perform the automatic block erase operation again because the data erasing operation has not been normally terminated.

Also, any protected blocks cannot be erased. If an automatic block erase operation has

failed, the flash memory is locked in the mode and will not return to the read mode. In this case, use the reset command or hardware reset to reset the flash memory or the device.

7) Automatic programming of protection bits

This device is implemented with four protection bits. The protection bits can be individually set in the automatic programming. The applicable protection bit is specified in the seventh bus write cycle. By automatically programming the protection bits, write and/or erase functions can be inhibited (for protection) individually for each block. The protection status of each block can be checked by the FLCS <BLPRO 3:0> register to be described later. This status of the automatic programming operation to set protection bits can be checked by monitoring FLCS <RDY/BSY> (See Table 22.16). Any new command sequence is not accepted while automatic programming is in progress to program the protection bits. If it is desired to stop the programming operation, use the hardware reset function. In this case, it is necessary to perform the programming operation again because the protection bits may not have been correctly programmed. If all the protection bits have been programmed, the flash memory cannot be read from any area outside the flash memory such as the internal RAM. In this condition, the FLCS <BLPRO 3:0> bits are set to "0 x F" indicating that it is in the protected state (See Table 22.6). After this, no command writing can be performed.

(Note) Software reset is ineffective in the seventh bus write cycle of the automatic protection bit programming command. The FLCS <RDY/BSY> bit turns to "0" after entering the seventh bus write cycle.

8) Automatic erasing of protection bits

Different results will be obtained when the automatic protection bit erase command is executed depending on the status of the protection bits. It depends on the status of FLCS ϵ BLPRO 3:0> before the command execution whether it is set to "0 x F" or to any other values. Be sure to check the value of FLCS <BLPRO 3:0> before executing the automatic protection bit erase command.

When FLCS <BLPRO 3:0> is set to "0 x F" (all the protection bits are programmed): When the automatic protection bit erase command is command written, the flash memory is automatically initialized within the device. When the seventh bus write cycle is completed, the entire area of the flash memory data cells is erased and then the protection bits are erased. This operation can be checked by monitoring FLCS <RDY/BSY>. If the automatic operation to erase protection bits is normally terminated, FLCS will be set to "0x01." While no automatic verify operation is performed internally to the device, be sure to read the data to confirm that it has been correctly erased. For returning to the read mode while the automatic operation after the seventh bus cycle is in progress, it is necessary to use the hardware reset to reset the flash memory or the device. If this is done, it is necessary to check the status of protection bits by FLCS <BLPRO 3:0> after retuning to the read mode and perform either the automatic protection bit erase, automatic chip erase, or automatic block erase operation, as appropriate.

When FLCS <BLPRO 3:0> is other than "0 x F" (not all the protection bits are programmed):

The protection condition can be canceled by the automatic protection bit erase operation. With this device, protection bits can be erased handling two bits at a time. The target bits are specified in the seventh bus write cycle and when the command is completed, the device is in a condition the two bits are erased. The protection status of each block can be checked by FLCS <BLPRO 3:0> to be described later. This status of the programming operation for automatic protection bits can be checked by monitoring FLCS <RDY/BSY>. When the automatic operation to erase protection bits is normally terminated, the two protection bits of FLCS <BLPRO 3:0> selected for erasure are set to "0."

In any case, any new command sequence is not accepted while it is in an automatic operation to erase protection bits. If it is desired to stop the operation, use the hardware reset function. When the automatic operation to erase protection bits is normally terminated, it returns to the read mode.

The FLCS <RDY/BSY> bit is "0" while in automatic operation and it turns to "1" when the automatic operation is terminated.

9) Flash control/ status register

This resister is used to monitor the status of the flash memory and to indicate the block protection status.

Table 22.6 Flash Control Register

Bit 0: Ready/Busy flag bit

The RDY/BSY output is provided as a means to monitor the status of automatic operation. This bit is a function bit for the CPU to monitor the function. When the flash memory is in automatic operation, it outputs "0" to indicate that it is busy. When the automatic operation is terminated, it returns to the ready state and outputs "1" to accept the next command. If the automatic operation has failed, this bit maintains the "0" output. By applying a hardware reset, it returns to "1."

(Note) Please issue it after confirming the command issue is always a ready state. A normal command not only is sent when the command is issued to a busy inside but also there is a possibility that the command after that cannot be input. In that case, please return by system reset or the reset command.

Bits [7:4]: Protection status bits (can be set to any combination of blocks) Each of the protection bits (4 bits) represents the protection status of the corresponding block. When a bit is set to "1," it indicates that the block corresponding to the bit is protected. When the block is protected, data cannot be written to it.

10) ID-Read

Using the ID-Read command, you can obtain the type and other information on the flash memory contained in the device. The data to be loaded will be different depending on the address [15:14] of the fourth and subsequent bus write cycles (any input data other than 0xF can be used). On and after the fourth bus write cycle, when an LW command (to read an arbitrary flash memory area) is executed after an SW command, the ID value will be loaded (execute a SYNC command immediately after the LW command). Once the fourth bus write cycle of an ID-Read command has passed, the device will not automatically return to the read mode. In this condition, the set of the fourth bus write cycle and LW/SYNC commands can be repetitively executed. For returning to the read mode, reset the system or use the Read or Read/reset command.

(Important) The "interval between bus write cycles" between successive command sequences must be 15 system clock cycles or longer irrespective of the operating frequency used. This device doesn't have any function to automatically adjust the interval between bus write cycles regarding execution of multiple SW commands to the flash memory. Therefore, if an inadequate interval is used between two sets of bus write cycles, the flash memory cannot be written as expected. Prior to setting the device to work in the onboard programming mode, adjust the bus write cycle interval using a software timer, etc., to verify that the ID-Read command can be successfully executed at the operating frequency of the application program. In the onboard programming mode, use the bus write cycle interval at which the ID-Read command can be operated normally to execute command sequences to rewrite the flash memory.

(3) List of Command Sequences

<Flash chip 0 & 1 command sequence: Addr.[19] 0 or 1>

Table 22.7 Flash Memory Access from the Internal CPU

Note) Select chip 0 or chip 1 with Addr[19].

Protection bit programming and protection bit erase are only available with chip 0.

(4) Supplementary explanation

- RA: Read address
- **RD: Read data**
- IA: ID address
- **ID: ID data**
- PA: Program page address PD: Program data (32-bit data) After the fourth bus cycle, enter data in the order of the address for a page.
- BA: Block address
- PBA: Protection bit address

(Note 1) Always set "0" to the address bits [1:0] in the entire bus cycle. (Setting values to bits [7:2] are undefined.)

- **(Note 2) Bus cycles are "bus write cycles" except for the second bus cycle of the Read command, the fourth bus cycle of the Read/reset command, and the fifth bus cycle of the ID-Read command. Bus write cycles are executed by SW commands. Use "Data" in the table for the store data of SW commands. The address [31:16] in each bus write cycle should be the target flash memory address [31:16] of the command sequence. Use "Addr." in the table for the address [15:0].**
- **(Note 3) In executing the bus write cycles, the interval between each bus write cycle shall be 15 system clocks or more.**

(Note 4) The "Sync command" must be executed immediately after completing each bus write cycle. (Note 5) Execute the "Sync command" immediately following the "LW command" after the fourth bus write cycle of the ID-Read command.

(5) Address bit configuration for bus write cycles

Table 22. 8 Address Bit Configuration for Bus Write Cycles

- **(Note) Table 22.17 "Flash Memory Access from the Internal CPU" can also be used.**
- **(Note) Address setting can be performed according to the "Normal bus write cycle address configuration" from the first bus cycle.**
- **(Note) "0" is recommended" can be changed as necessary.**

Table 22. 9 Block Erase Address Table

Example: When BA0 is to be selected, any single address in the range 0xBFC0_0000 to 0xBFC1_FFFF may be entered.

As for the addresses from the first to the sixth bus cycles, specify the upper 4 bit with the corresponding flash memory addresses of the blocks to be erased.

Table 22.10 Protection Bit Programming Address Table

The protection bit erase command will erase bits 0 and 1 together. The bits 2 and 3 are also erased together.

Table 22.12 The ID-Read command's fourth bus write cycle ID address (IA) and the data to be read by the following LW command (ID)

(6) Flowchart

Automatic Page Programming Command Sequence (Address/ Command)

Fig. 22.5 Automatic Programming

23. Various protecting functions

23.1 Overview

The TMP19A61 incorporates the ROM protect function for designating the internal ROM (flash) area as a read-protected area and the DSU protect function for prohibiting the use of DSU (DSU-Probe). The read protect functions specifically include the following:

- Flash protect function
- ROM data protect function
- DSU protect function

23.2 Features

23.2.1 Flash Protect Function

A built-in Flash can prohibit the operation of writing and the deletion at every the block of every 128 Kbyte. This function is called the block protecting.

To make the block protecting function effective, set the protect bit, which corresponds to the block to protect, to "1". The block protecting can be released by making the protecting bit "0". See the chapter of the Flash operation for the program method.

The protecting bit can be monitored by FLCS register < BLPRO3:0 > bit.

The state to put protecting on all blocks is called the FLASH protecting. Please note that all the protecting bits become "0" after all data in the flash is automatically deleted. It occurs when you release the protection (to make the protecting bit "0") in the state of the FLASH protection.

The Flash protecting must be activated to validate the "ROM data protecting" and "DSU protecting" described later.

23.2.2 ROM data Protect

ROM data protecting restrict the on-chip RAM from reading out the data. It also prohibits the Flash from executing commands. When ROM protecting register ROMSEC1<RSECON> bit is "1", ROM data protecting becomes effective with Flash protected.

The default setting of RSECON bit is "1".

It never goes into ROM data protecting state unless all the blocks of Flash are not protected. When it goes in to the Flash protecting state with the entire Flash blocks protected, the ROM data protecting state is set as the default.

(Note) Under the ROM data protecting condition, only the command in the internal ROM is accessible to RSECON bit. Please note that the protection releasing program is needed to be stored in the internal ROM.

If instructions in the ROM area have been replaced with instructions in the RAM area in a PC by using the ROM correction function, a PC shows the instructions as residing in the flash ROM area. Because they actually reside in the RAM area, data cannot be read in a ROM protected state. To read data by using instructions held in the overwritten RAM area, it is necessary to write data to RAM by using a program available in the ROM area or to use other means.

If the ROM area is put in a protected state, the following operations cannot be performed:

- Using instructions placed in areas other than the ROM area to load or store the data taken from the ROM area
- Store to DMAC register (NMI by the bus error is generated.)
- Loading or storing the data taken from the ROM area in accordance with EJTAG
- Using BOOT-ROM to load or store the data taken from the ROM area
- Executing flash writer to load or store the data taken from the ROM area
- Using instructions placed in areas other than the ROM area to access the registers (ROMSEC1, ROMSEC2) that concern the protection of the ROM area
- Executing the command to unprotect automatic blocking in writer mode, performing the flash command sequences other than the automatic blocking unprotect command sequence, and performing the flash command sequence in single or boot mode by specifying an address in the ROM area.

The following operations can be performed even if the ROM area is in a protected state:

- Using instructions placed in the ROM area to load the data taken from the ROM area
- Using instructions placed in all areas to load the data taken from areas other than the ROM area
- Using instructions placed in all areas to make instructions branch off to the ROM area
- Performing PC trace (there are restrictions) or break on the ROM area in accordance with EJTAG
- Data transfer of ROM area by DMAC

Note)Mask is ROM protected as a default.

ROM protection is activated by setting FLCS< BLPRO 3:0> to 1111.

23.2.3 DSU Protecting

The DSU protecting function is a function for invalidating the connection of DSU-probe to prohibit the third parties other than the user from reading the data of a built-in flash easily.

When SEQMOD register < DSUOFF > bit is "1", the DSU protecting becomes effective with Flash protected.

The default of the DSUOFF bit is set to "1". It enters the state of the DSU protecting as long as the FLASH protecting is always effective. If all the blocks in the Flash are protected (Flash protecting state), DSU protecting is the default setting in the DSUOFF bit.

 (Note) The DSUOFF bit can be accessed only with the instruction put on built-in ROM in the state of ROM data protecting. Please note that it is necessary to put the program of the DSU protecting release on internal ROM.

23.3 Protect Configuration and Protect Statuses

Fig. 23.1 Various Protect Statuses

*1 : The data of address "0xBFC0_0000" or "0xBFC0_0002" can be read.

- *2 : Cannot write on (clear) the RSECON bit.
- *3 : Cannot write on (clear) the DSUOFF bit.
- *4 : Flash memory does not recognize commands.
- *5 : Non-maskable interruption occurs.
- *6 : Flash memory does not recognize commands.
- *7 : Issued commands are converted to the command for erasing the whole flash memory area and the command for erasing all protect bits.
-
- *8 : Due to the protecting bit status, commands to the protected bit are rejeced.
- *9 : Data is always read as 0x00000098.

Table 23-1 Protect Statuses in Each Mode

23.4 Register

Flash control/status register

This register shows the status of flash memory being monitored and the block protect status of flash memory.

Table 23.2 Flash Control Register

Bit 0: Ready/Busy flag bit

The RDY/BSY output is provided to identify the status of auto operation. This bit is a functional bit for monitoring this function by communicating with the CPU. If flash memory is in auto operation, "0" is output to show that flash memory is busy. As flash memory completes auto operation and goes into a ready state, "1" is output and the next command will be accepted. If the result of auto operation is faulty, this bit continues to output "0." It returns to "1" upon a hardware reset.

 (Note) Before issuing a command, make sure that flash memory is in a ready state. If a command is issued when flash memory is busy, a right command cannot be generated and there is the possibility that subsequent commands may not be able to be input. In this case, you must return to a normal functional state by executing a system reset or issuing a reset command.

Bit [7:4]: Protect bit (x: A combination setting can be made for each block)

The protect bit (4-bit) value corresponds to the protect status of each block. If this bit is "1," the corresponding block is in a protected state. A protected block cannot be overwritten.

(Note 1) This register is initialized only by power-on reset. (Note 2) To access this register, 32-bit access is required.

Table 23.3 ROM Protect Register

appropriate bit values are automatically set in ROMSEC1<RSECON>. (Note 2) If the ROM area is protected, the registers ROMSEC1 and ROMSEC2 can be accessed only by using the instructions residing in the ROM area.

(Note 3) To access this register, 32-bit access is required.

(Note 4) This register is a write-only register. If it is read, values will be undefined.

Table 23.4 ROM Protect Lock Register

(Note 1) This register is initialized only by power-on reset. (Note 2) To access this register, 32-bit access is required.

Table 23.5 DSU Protect Mode Register

(Note 1) To access this register, 32-bit access is required.

(Note 2) This register is a write-only register. If it is read, values will be undefined.

Table 23.6 DSU Protect Control Register

TMP19A61 (rev1.0) 23-537

23.5 Proted-related/ Release Settings

If it is necessary to overwrite Flash memory or protect bits in a protected state, "automatic protect bit deletion" must be executed or the ROM protect function must be disabled. DSU cannot be used if it is in a protected state.

Flash memory may go into a read-protected state after the automatic protect bit program is executed. In this case, it is necessary to set DSU-PROBE to "enable" before the automatic protect bit program is executed.

If "automatic protect bit deletion" is executed when Flash memory is in a read-protected state, Flash memory is automatically initialized inside this device. Therefore, release the ROM data protection in advance to rewrite the data in Flash memory.

23.5.1 Flash Protect Function

Flash protecting is designed to be always enabled for MASK and cannot be disabled. The Flash protecting function becomes effective by putting the block protecting on all the blocks. The flash memory protecting bit program commands are used to enable or disable the flash read protect function. For further information, refer to the command sequence explained in the chapter describing the operations of flash memory.

The protecting bit is cleared after all the data in the flash is deleted when the protecting bit release command is executed with the flash protected, and the flash protecting is released. In the state of ROM data protecting, explains as follows, the command execution to the flash is disregarded. It is necessary to release ROM data protecting first clearing the RSECON bit of ROM protecting register when the flash protecting is released with ROM protected.

23.5.2 ROM data Protecting

ROM data protecting becomes effective at ROM protecting register ROMSEC1<RSECON>="1" with the flash protected.

After releasing reset, the RSECON bit is initialized by "1". The flash protecting is sure to enter the state of ROM data protecting in the mask version after releasing reset because it is always effective. The condition whether to enter the state of ROM data protecting is defined depending on the state of the flash protecting.

When ROM protecting register is rewritten with ROM data protected, rewriting can be executed only from the program put on internal ROM. Therefore, it is necessary to prepare the release program of ROM data protecting on internal ROM.

RSECON bit consists of the 2 data paths to prevent the unintended release due to overdrive.

See the schematic shown below.

ROM data protecting is released by setting ROM protecting register ROMSEC1<RSECON>"0" and writing protecting code "0x0000_003D" in ROM protecting lock register ROMSEC2. Moreover, ROM data protecting function can be set again by similarly setting ROM protecting register ROMSEC1<RSECON>"1" and writing protecting code "0x0000_003D" in ROM protecting lock register ROMSEC2.

Please note the reading data is different from original write data since the ROMSEC2 register is only for writing.

ROM protecting register is initialized by power-on reset, and the value doesn't change by a normal reset.

23.5.3 DSU Protecting

23.5.4 DSU enable/ disable (enabling/ disabling debug function with DSU-PROBE)

DSU data protecting is effective the flash protecting and becomes effective at DSU protecting register SEQMOD< DSUOFF >="1".

After releasing reset, the DSUOFF bit is initialized by "1". It is sure to enter the state of DSU protecting in the mask version after releasing reset because it is always effective. The condition whether to enter the state of DSU protecting is defined depending on the state of the flash protecting.

When DSU protecting register is rewritten with ROM data protected, rewriting can be executed only from the program put on internal ROM. Therefore, it is necessary to prepare the release program of DSU data protecting on internal ROM.

DSUOFF bit consists of the 2 data paths to prevent the unintended release due to overdrive.

See the schematic shown below.

DSU protecting is released by setting DSU protecting mode register SEQMOD<DSUOFF>"0" and writing protecting code "0x0000_00C5" in DSU protecting control register SEQCNT. Moreover, DSU protecting function can be set again by similarly setting ROM protecting mode register SEQMOD<DSUOFF>"1" and writing protecting code "0x0000_00C5" in DSU protecting control register SEQCNT.

Please note the reading data is different from original write data because of the SEQCNT register is only for writing.

The initialization of DSU protecting register is different in the flash version and the mask version. It provides with the power-on reset circuit in the flash version, DSU protecting register is initialized by power-on reset, and the value doesn't usually change in reset. It is usually initialized by reset in the mask version because power-on reset is not provided.

Please note that each reset initializes the mask.

23.5.5 ROM Protect Register: ROMSEC1<RSECON>

The ROM protect register is equipped with a power-on reset circuit. Caution must be exercised as data read from the ROMSEC1<RSECON> bit is different from the actually written data. How data is processed is shown below. It is initialized by power-on reset.

23.5.6 DSU Protect Mode Register: SEQMOD <DSUOFF>

The DSU protect mode register is equipped with a power-on reset circuit. Caution must be exercised as data read from the SEQMOD <DSUOFF> bit is different from the actually written data. How data is processed is shown below. It is initialized by power-on reset.

24. Electrical Characteristics

24.1 Absolute Maximum Ratings

The letter x in equations represents the cycle period of the fsys clock selected through the programming of the SYSCR1 <SYSCK> bit. The x value may vary if clock gear or low-speed oscillator is used. All relevant values in this chapter are calculated with the high-speed (fc) system clock (SYSCR1.<SYSCK> $= 0$) and a clock gear factor of 1/1 (SYSCR1.GEAR[1:0] $= 00$).

V_{CC15}=DVCC15=CVCC15=FVCC15, V_{CC}3=DVCC3n (n=0~4),

AVCC=AVCC3m (m=1~2), V_{SS} =DVSS*=AVSS*=CVSS

Note: Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no Absolute maximum rating value is exceeded with respect to current, voltage, power consumption, temperature, etc. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blowup and/or burning.

24.2 DC Electrical Characteristics (1/4)

Ta=-20~85˚C (n=0~4, m=1, 2)

24.3 DC Electrical Characteristics (2/4)

Ta=-20~85˚C (n=0~4, m=1, 2)

(Note 1) Ta=25˚C, DVCC15=1.5V, DVCC3n=3.0V, AVCC3m=3.3V, unless otherwise noted.

24.4 DC Electrical Characteristics (3/4)

Ta=-20~85°C (n=0~4, m=1, 2)

(Note 1) Ta=25˚C, DVCC15=1.5V, DVCC3=3.0V, AVCC3m=3.3V, unless otherwise noted.

24.5 DC Electrical Characteristics (4/4)

DVCC15=CVCC=FVCC15=1.5V±0.15V, FVCC3=DVCC3n=3.0V±0.3V, AVCC3m=3.0V±0.3V,

Ta=-20~85˚C (n=0~4, m=1, 2)

(Note 1) Ta=25˚C, DVCC15=1.5V, DVCC15x=1.5V, DVCC3n=3.0V, AVCC3m=3.3V, unless otherwise noted.

(Note 2) I_{CC} NORMAL

Measured with the CPU dhrystone operating and all the embedded peripheral I/O operating by the 4 system clock of external bus 16-bit width.

(Note 3) The currents flow through DVCC15, DVCC3n, CVCC15 and AVCC3m are included.

24.6 10-bit ADC Electrical Characteristics

DVCC15=CVCC15=1.35V~1.65V, CVCC3= DVCC3=AVCC3=VREFH=2.7V~3.3V, AVCC=2.3V~2.7V, AVSS=DVSS, Ta=-20~85°C AVCC3 load capacitance ≥3.3μF, VREFH load capacitance ≥3.3μF

(Note 1) 1LSB=(VREFH−VREFL)/ 1024[V]

24.7 AC Electrical Characteristics

1 Separate bus mode

(1)DVCC15=CVCC15=1.35V~1.65V, DVCC3n=2.3V~3.3V

BUSCR<ALESEL>="00", 2 programmed wait state

(Note) No. 1 to 14:

Internal 2 wait insertion, ALE "1" Clock,@54MHz

 $TW = W + 2N$, ALE=ALE output width No. 21 (2W+2N) $TW = 2 + 2*1 = 4$

AC measurement conditions:

Output levels: High = 0.8DVCC33 V/Low 0.2DVCC33 V, CL = 30 pF

Input levels:High = 0.7DVCC33 V/Low 0.3DVCC33 V

(2) DVCC15=CVCC15=1.35V~1.65V, DVCC3n=1.65V~1.95V

BUSCR<ALESEL>="00", 2 programmed wait state

(Note)

No. 1 to 14:

 Internal 2 wait insertion, ALE "1" Clock, @54MHz $TW = W + 2N$, ALE=ALE output width No. 21 (2W+2N) $TW = 2 + 2*1 = 4$

AC measurement conditions:

 Output levels: High = 0.8DVCC33 V/Low 0.2DVCC33 V, CL = 30 pF Input levels: High = 0.7DVCC33 V/Low 0.3DVCC33 V

(1) Read cycle timing (BUSCR<ALESEL>="00", 1 programmed wait state)

(2) Read timing (BUSCR<ALESEL>="01", 1 programmed wait state)

(3) Read timing (BUSCR<ALESEL>="01", 2 wait (1+N externally generated wait states with N=1)

TOSHIBA

(5) Write timing (BUSCR<ALESEL>="01", 0 wait state)

2 Multiplex bus mode

(1) DVCC15=CVCC15=1.35V~1.65V, DVCC3n=2.3V~3.3V

1) ALE=1 clock cycle, 2 programmed wait state

(Note)

No. 1 to 21:

Internal 2 wait insertion, ALE "1" Clock, @54MHz

 $TW = W + 2N$,

ALE=ALE output width

 $TW = 2 + 2*1 = 4$

AC measurement conditions:

Output levels: High = 0.8DVCC33 V/Low 0.2DVCC33 V, CL = 30 pF

Input levels: High = 0.7DVCC33 V/Low 0.3DVCC33 V

TMP19A61 (rev 1.0)-24-555

(2) DVCC15=CVCC15=1.35V~1.65V

(Note)

No. 1 to 21:

Internal 2 wait insertion, ALE "1" Clock, @54MHz

 $TW = W + 2N$,

ALE=ALE output width

No. 21

(2W+2N)

 $TW = 2 + 2*1 = 4$

AC measurement conditions:

 Output levels: High = 0.8DVCC33 V/Low 0.2DVCC33 V, CL = 30 pF Input levels: High = 0.7DVCC33 V/Low 0.3DVCC33 V

(1) Read timing (ALE=1 clock cycle, 1programmed wait state)

(2) Read timing (ALE=1 clock cycle, 2 programmed wait state)

(3) Read timing ($ALE = 1$ clock cycle, 4 externally generated wait states ($2+2N$) with N=1

(4) Read timing (ALE = 2 clock cycle, 1programmed wait state)

(5) Read timing (ALE = 2clock cycles, 4 externally generated wait states (2+2N) with N=1

(6) Write timing $(ALE = 2$ clock timing, 0 wait state)

(7) Write timing (ALE = 1 clock cycle, 2 programmed wait state)

(8) Write timing (ALE = 2 clock cycle, 4 externally generated wait states (2+2N) with N=1)

24.8 Transfer with DMA Request

The following shows an example of a transfer between the on-chip RAM and an external device in multiplex bus mode.

16-bit data bus width, non-recovery time

Level data transfer mode

Transfer size of 16 bits, device port size (DPS) of 16 bits

Source/destination: on-chip RAM/external device

The following shows transfer operation timing of the on-chip RAM to an external bus during write operation (memory-to-memory transfer).

1) Indicates the condition under which Nth transfer is performed successfully.

2) Indicates the condition under which (N+1) th transfer is not performed.

(1) DVCC15=CVCC15=1.35V~1.65V, AVCC3m=2.7V~3.3V DVCC33=2.3V~3.3V, DVCC30/31/32=1.65V~3.3V, Ta= -20~85°C (m=1~2) DVCC34=2.7V~3.3V

(2) DVCC15=CVCC15=1.35V~1.65V, AVCC3m =2.7V~3.3V

DVCC33=1.65V~1.95V, DVCC30/31/32=1.65V~3.3V, Ta=-20~85°C (m=1~2)

DVCC34=2.7V~3.3V

W: number of wait

Ex.)

2 External wait +2N wait (N=1)

 $W=4$

ALE: 1 is substituted for it at 1 clock cycle. 2 is substituted for it at 2 clock cycles.

The equations shown in the above table are calculated provided W=1 and ALE=1.

24.9 Serial Channel Timing

(1) I/O Interface mode (DVCC3=1.65V~3.3V)

In the table below, the letter x represents the fsys cycle period, which varies depending on the programming of the clock gear function.

c SCLK input mode (SIO0~SIO8)

*SCLK rise or fall: Measured relative to the programmed active edge of SCLK.

24.10 High-speed Serial Channel Timing

(1) I/O Interface mode (DVCC3=2.7V~3.3V)

In the table below, the letter x represents the fsys cycle period, which varies depending on the programming of the clock gear function.

c HSCLK input mode (HSIO0~HSIO1

*HSCLK rise or fall: Measured relative to the programmed active edge of HSCLK.

d HSCLK output mode (HSIO0~HSIO1)

24.11 SBI Timing

(1) I2C mode

In the table below, the letters x and t represent the fsys periods and φT0 respectively.

n denotes the value of n programmed into the SCK (SCL output frequency select) field in the SBI0CR1.

Note 1) SCL clock low width (output) is calculated with: $(2^{(n-1)}+4)$ T.

Normal mode: 6usec@Typ(fsys=8MHZ, n=4)

Fast mode: 1.5usec@Typ(fsys=32MHZ, n=4)

Note 2) SCL high width (output) is calculated with: $(2^{(n-1)})$ T.

Normal mode: 4usec@Typ(fsys=8MHZ, n=4) Fast mode: 1usec@Typ(fsys=32MHZ, n=4)

Note 3) The output data hold time is equal to 12x

Note 4) The Philips I^2C -bus specification states that a device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the fall edge of SCL. However, this SBI does not satisfy this requirement. Also, the output buffer for SCL does not incorporate slope control of the falling edges; therefore, the equipment manufacturer should design it to satisfy the input data hold time shown in the table, including tr/tf of the SCL and SDA lines.

Note 5) Software-dependent

Fast mode: fsys ≥ 20 MHz Standard mode:fsys ≥ 4 MHz (2) Clock-Synchronous 8-Bit SIO mode

In the table below, the letters x and t represent the fsys periods and ϕ T0 respectively. The letter n denotes the value of n programmed into the SCK (SCL output frequency select) field in the SBI0CR1.

The electrical specifications below are for an SCLK signal with a 50% duty cycle.

4 SCK output mode

24.12 Event Counter

In the table below, the letter x represents the fsys cycle period.

24.13 Capture

In the table below, the letter x represents the fsys cycle period.

24.14 General Interrupt (INTC)

In the table below, the letter x represents the fsys cycle period.

24.15 NMI/**STOP Release Interrupt**

24.16 SCOUT Pin

Note: In the above table, the letter T represents the cycle period of the SCOUT output clock.

TMP19A61 (rev 1.0)-24-571

24.17 Bus Request and Bus Acknowledge Signals

- (Note 1) If the current bus cycle has not terminated due to wait-state insertion, the TMP19A61 does not respond to BUSRQ low until the wait state ends.
- (Note 2) This broken line indicates that output buffers are disabled, not that the signals are at indeterminate states. The pin holds the last logic value present at that pin before the bus is relinquished. This is dynamically accomplished through external load capacitances. In case of using the external load capacitance to maintain the bus at a predefined state, the equipment manufacturer needs to consider the additional time (determined by the CR constant) required for the signal transmission through the external load capacitances. The on-chip, integrated programmable pullup/pulldown resistors remain active, depending on internal signal states.

24.18 KWUP Input

With Pull up

Without pull up

24.19 Dual Pulse Input

Y: fsys/2

TMP19A61 \sum_{R} System

25. Package

P-TFBGA289-1111-0.50A

