

CMOS 4-Bit Microcontroller



TMP47P1637VN

The 47P1637V is the OTP microcontroller with 128 Kbits PROM. For program operation, the programming is achieved by using with EPROM programmer (TMM27256AD type) and adaptor socket. The function of this device is exactly same as the 47C637/837 and 47C1237/1637.

Part No.	ROM	RAM	Package	Adaptor socket
TMP47P1637VN	OTP 16384 x 8-bit	512 x 4-bit	P-SDIP42-600-1.78	BM1168

Pin Assignment (Top View)

P-SDIP42-600-1.78



980901EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

**Pin Function**

The 47P1637V has MCU mode and PROM mode.

(1) MCU mode

The 47C637, 47C837, 47C1237 and the 47C1637 are pin compatible (TEST pin for out-going test. Be fixed to low level).

(2) PROM mode

Pin Name	Input / Output	Functions	Pin Name (MCU mode)
A14 to A12	Input	Address inputs	R40 to R42
A11 to A8			R50 to R53
A7 to A4			R60 to R63
A3 to A0			R80 to R83
I7 to I4	I/O	Data Inputs / outputs	R73 to R70
I3 to I0			K03 to K00
$\overline{CE}$	Input	Chip Enable input	R91
$\overline{OE}$		Output Enable input	R90
VPP	Power supply	+ 12.5V / 5V (Program supply voltage)	TEST
VCC		+ 5 V	VDD
VSS		0 V	VSS
$\overline{HD}, \overline{VD}$	Input	Be fixed to low level	
R43	I/O	Open	
R92			
G, R			
Y, B	Output		
$\overline{RESET}$	Input	PROM mode setting pin. Be fixed to low level.	
$\overline{HOLD}$	Input		
XIN	Input	Resonator connecting pins	
XOUT	Output		
OSC 1	Input	Open	
OSC 2	Output		

### Operational Description

The following is an explanation of hardware configuration and operation in relation to the 47P1637V. The 47P1637V is the same as the 47C1237/1637 except that an OTP is used instead of a built-in mask ROM.

#### 1. Operation mode

The 47P1637V has an MCU mode and a PROM mode.

##### 1.1 MCU mode

The MCU mode is set by fixing the TEST / VPP pin at the "L" level. Operation in the MCU mode is the same as the 47C1237/1637, except that the TEST / VPP pin does not have a built in pull-down resistor and cannot be used open.

##### 1.1.1 Program Memory

The program storage area is the same as the 47C1637.




Figure 1-1. Program area

*Note: "FF" data have to be written in address "\*\*\*9<sub>H</sub>" to "\*\*\*F<sub>H</sub>" of character data area.  
And "1" data have to be written in bit "7" of character data area.*

##### 1.1.2 Data Memory

The 47P1637V has two built-in 256 × 4-bit data memory banks (DMB0, DMB1). When using the 47P1637V as the 47C637/837 evaluator, DMB1 has address space at addresses 00-FF<sub>H</sub>, but do not write data to 80<sub>H</sub> or following address, DMB0 includes a special function common area so this need not be taken into consideration.

1.1.3 Input / Output Circuitry

(1) Control pins

This is the same as for the 47C1237/1637 except that there is no built in pull-down resistor for the TEST pin. Input / output circuitry of the 47P1637V control pins is shown below.

Control Pin	I/O	Circuitry	Remarks
XIN XOUT	Input Output		Resonator connecting pins $R = 1\text{ k}\Omega$ (typ.) $R_f = 1.5\text{ M}\Omega$ (typ.) $R_O = 2\text{ k}\Omega$ (typ.)
XTIN XTOUT	Input Output		Resonator connecting pins $R = 1\text{ k}\Omega$ (typ.) $(R_{fs} = 6\text{ M}\Omega$ typ.) $(R_O = 220\text{ k}\Omega$ typ.)
$\overline{\text{RESET}}$	Input		Hysteresis input Contained pull-up resistor $R_{IN} = 220\text{ k}\Omega$ (typ.) $R = 1\text{ k}\Omega$ (typ.)
$\overline{\text{HOLD}}$ (KE0)	Input (Input)		Hysteresis input (Sense input) $R = 1\text{ k}\Omega$ (typ.)
TEST	Input		Not contained pull-down resistor $R = 1\text{ k}\Omega$ (typ.)
OSC1 OSC2	Input Output		Oscillation terminals for OSD $R = 1\text{ k}\Omega$ (typ.) $R_f = 1.5\text{ M}\Omega$ (typ.) $R_O = 2\text{ k}\Omega$ (typ.)
$\overline{\text{HD}}$ $\overline{\text{VD}}$	Input		Synchronous signal input Hysteresis input $R = 1\text{ k}\Omega$ (typ.)

(2) I/O port

The input/output circuit of the 47P1637V is the same as I/O code PA of the 47C637/837 and 47C1237/1637. When this chip is used as evaluator with the I/O code, it is necessary to provide such as external resistors.




Figure 1-2. Example of External Circuitry

The input / output circuitry of the 47P1637V I/O port is as follows.

Port	I/O	Input / Output Circuitry (code: PA)	Remarks
K0	Input		Not contained Pull-up or pull-down resistor  R = 1 kΩ (typ.)
R4 R5 RA	I/O		Tri-state I/O Initial "Hi-Z"  R = 1 kΩ (typ.)
R6	I/O		Sink open drain Initial "Hi-Z" High drive current I <sub>OL</sub> = 20 mA (typ.) R = 1 kΩ (typ.)
R7	I/O		Sink open drain Initial "Hi-Z"  R = 1 kΩ (typ.)
R8 R9	I/O		Sink open drain Initial "Hi-Z" Hysteresis input R = 1kΩ (typ.)

1.2 PROM mode

The PROM mode is set by setting the  $\overline{\text{RESET}}$ ,  $\overline{\text{HOLD}}$ , pins to the "L" level. The PROM mode can be used as a general-purpose PROM writer for program writing and verification. (A high-speed program mode is used set the ROM type the same as for the TMM 27256AD)




Figure 1-3. Setting for PROM mode

### 1.2.1 Programming flow chart (High-speed programming mode)

The high-speed programming mode is activated by applying the programming voltage of  $V_{pp}$  (12.5 V) under  $V_{CC} = 6V$ . After addresses and input data are stable, the programming is performed by supplying 1ms of program pulse (single) to  $\overline{CE}$  input. The data is verified by using Program Verify mode. If the program data is not correct, additional 1ms of program pulse is supplied until the programming operates correctly (max. 25 times). Further, program pulse with a pulse width 3 times that of required for programming (number of programming  $\times$  1 ms) is resupplied. This completes programming of one address.

Subsequently, repeat the same procedures by changing addresses and input data. When all programming has been ended, the data in all address should be verified under  $V_{CC} = V_{pp} = 5 V$ .




Figure1-4. Flow Chart

## Electrical Characteristics

## Absolute Maximum Ratings

 $(V_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Pins	Ratings	Unit
Supply Voltage	$V_{DD}$		- 0.3 to 7	V
Program Voltage	$V_{PP}$	TEST / VPP pin	- 0.3 to 14.0	V
Input Voltage	$V_{IN}$		- 0.3 to $V_{DD} + 0.3$	V
Output Voltage	$V_{OUT1}$	Except sink open drain pin, R7 port	- 0.3 to $V_{DD} + 0.3$	V
	$V_{OUT2}$	Sink open drain pin except R7 port	- 0.3 to 10	
Output Current (Per 1 pin)	$I_{OUT1}$	R6 port	30	mA
	$I_{OUT2}$	R7, R8, R9 port	3.2	
Output Current (Total)	$\Sigma I_{OUT1}$	R6 port	60	mA
Power Dissipation	PD		600	mW
Soldering Temperature (time)	Tsld		260 (10 s)	°C
Storage Temperature	Tstg		- 55 to 125	°C
Operating Temperature	Topt		- 30 to 70	°C

**Note:** The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

## Recommended Operating Conditions

 $(V_{SS} = 0 \text{ V}, T_{opr} = - 30 \text{ to } 70^\circ\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Max	Unit
Supply Voltage	$V_{DD}$		In the Normal mode	4.5	6.0	V
			In the SLOW mode	2.7		
			In the HOLD mode	2.0		
Input High Voltage	$V_{IH1}$	Except Hysteresis Input	$V_{DD} \geq 4.5 \text{ V}$	$V_{DD} \times 0.7$	$V_{DD}$	V
	$V_{IH2}$	Hysteresis Input		$V_{DD} \times 0.75$		
	$V_{IH3}$			$V_{DD} < 4.5 \text{ V}$		
Input Low Voltage	$V_{IL1}$	Except Hysteresis Input	$V_{DD} \geq 4.5 \text{ V}$	0	$V_{DD} \times 0.3$	V
	$V_{IL2}$	Hysteresis Input			$V_{DD} \times 0.25$	
	$V_{IL3}$				$V_{DD} < 4.5 \text{ V}$	
Clock Frequency	$f_c$	XIN, XOUT		0.4	6.0	MHz
	$f_s$	XTIN, XTOUT		30.0	34.0	kHz
	$f_{OSD}$	OSC1, OSC2		-	8.0	MHz

**Note 1:** The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

**Note 2:** Input Voltage  $V_{IH3}$ ,  $V_{IL3}$ : in the SLOW or HOLD mode



## D.C. Characteristics

 $(V_{SS} = 0\text{ V}, T_{opr} = -30\text{ to }70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Typ.	Max	Unit
Hysteresis Voltage	$V_{HS}$	Hysteresis Input		—	0.7	—	V
Input Current	$I_{IN1}$	K0 port, TEST, RESET, HOLD	$V_{DD} = 5.5\text{ V}$ ,	—	—	$\pm 2$	$\mu\text{A}$
	$I_{IN2}$	R port (open drain)	$V_{IN} = 5.5\text{ V} / 0\text{ V}$				
Input Resistance	$R_{IN2}$	$\overline{\text{RESET}}$		100	220	450	$\text{k}\Omega$
Output Leakage Current	$I_{LO}$	Tri-state R6, R8, R9 port (open drain)	$V_{DD} = 5.5\text{ V}, V_{OUT} = 5.5\text{ V}$	—	—	$\pm 2$	$\mu\text{A}$
Output High Voltage	$V_{OH2}$	R port (tri-state), OSD output	$V_{DD} = 4.5\text{ V}, I_{OH} = -0.7\text{ mA}$	4.1	—	—	V
Output Low Voltage	$V_{OL1}$	R7, R8, R9 port	$V_{DD} = 4.5\text{ V}, I_{OL} = 1.6\text{ mA}$	—	—	0.4	V
	$V_{OL2}$	R port (tri-state), OSD output	$V_{DD} = 4.5\text{ V}, I_{OL} = 0.7\text{ mA}$				
Output Low Current	$I_{OL}$	R6 port	$V_{DD} = 4.5\text{ V}, V_{OL} = 1.0\text{ V}$	—	20	—	mA
Supply Current (in the Nomal mode)	$I_{DD}$		$V_{DD} = 5.5\text{ V}$ $f_c = 4\text{ MHz}$		3	6	mA
Supply Current (in the SLOW mode)	$I_{DDS}$		$V_{DD} = 3.0\text{ V}$	—	30	60	$\mu\text{A}$
Supply Current (in the HOLD mode)	$I_{DDH}$		$V_{DD} = 5.5\text{ V}$	—	0.5	10	$\mu\text{A}$

Note 1: Typ. values show those at  $T_{opr} = 25^{\circ}\text{C}$ ,  $V_{DD} = 5\text{V}$ .

Note 2: Input Current  $I_{IN1}$ : The current through resistor is not included, when the pull-up/pull-down resistor is contained.

Note 3: Supply Current :  $V_{IN} = 5.3\text{V}/0.2\text{V}$

The K0 port is open when the pull-up / pull-down resistor is contained.  
The voltage applied to the R port is within the valid range  $V_{IL}$  or  $V_{IH}$ .

## A/D Conversion Characteristics

Parameter	Symbol	Pins	Conditions	Min	Typ.	Max	Unit
Analog Input Voltage	$V_{AIN}$	CIN3 to CIN0		$V_{SS}$	—	$V_{DD}$	V
A/D Conversion Error	—			—	—	$\pm \frac{1}{2}$	LSB


A.C. Characteristics

( $V_{SS} = 0\text{ V}$ ,  $V_{DD} = 4.5\text{ to }6.0\text{ V}$ ,  $T_{opr} = -30\text{ to }70^\circ\text{C}$ )


Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Instruction Cycle Time	t <sub>cy</sub>	in the NORMAL mode	1.3	–	20	μs
		in the SLOW mode	235		267	
High level Clock Pulse Width	t <sub>WCH</sub>	For external clock operation	80	–	–	ns
Low level Clock Pulse Width	t <sub>WCL</sub>					
Shift Data Hold Time	t <sub>SDH</sub>		0.5 t <sub>cy</sub> – 300	–	–	ns

Note: Shift data Hold Time

External circuit for  $\overline{\text{SCK}}$  pin and SO pin



Serial port (completion of transmission)



Recommended Oscillating Conditions

( $V_{SS} = 0\text{ V}$ ,  $V_{DD} = 4.5\text{ to }6.0\text{ V}$ ,  $T_{opr} = -30\text{ to }70^\circ\text{C}$ )


Recommended oscillating conditions of the 47P1637V are equal to those of the 47C637/837 and 47C1237/1637.

DC/AC characteristics

( $V_{SS} = 0\text{ V}$ )


(1) Read Operation

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Output Level High Voltage	V <sub>IH4</sub>		$V_{CC} \times 0.7$	–	$V_{CC}$	V
Output Level Low Voltage	V <sub>IL4</sub>		0	–	$V_{CC} \times 0.3$	V
Supply Voltage	V <sub>CC</sub>		4.75	–	6.0	V
Programming Voltage	V <sub>PP</sub>					
Address Access Time	t <sub>ACC</sub>	$V_{CC} = 5.0 \pm 0.25\text{ V}$	0	–	350	ns



(2) High Speed Programming Operation

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Input High Voltage	$V_{IH4}$		$V_{CC} \times 0.7$	–	$V_{CC}$	V
Input Low Voltage	$V_{IL4}$		0	–	$V_{CC} \times 0.3$	V
Supply Voltage	$V_{CC}$		5.75	–	6.25	V
$V_{pp}$ Power Supply Voltage	$V_{pp}$		12.25	12.5	12.75	V
Programming Pulse Width	$t_{pw}$	$V_{CC} = 6.0 \pm 0.25$ V	0.95	1.0	1.05	ms



**Note:** An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric fieldstress applied from CRT (Cathode Ray Tube) for continuous reliable operation.

