

CMOS 4-BIT MICROCONTROLLER



TMP47P870N

The 47P870 is the OTP microcontroller with 64Kbits EPROM. For program operation, the programming is achieved by using with EPROM programmer (TMM2764D type) and adapter socket (BM1107A). The function of this device is exactly same as the 47C670 / 870.

PART No.	ROM	RAM	PACKAGE
TMP47P870N	OTP 8192 x 8-bit	512 x 4-bit	SDIP64

PIN ASSIGNMENT (TOP VIEW)

SDIP64



PIN FUNCTION

The 47P870 has MCU mode and PROM mode.

(1) MCU mode

The 47C670/870 and the 47P870 are pin compatible (TEST pin for out-going test. Be fixed to low level.).

(2) PROM mode

PIN NAME	INPUT / OUTPUT	FUNCTIONS	PIN NAME (MCU MODE)
A12 - A9	Input	Address inputs	P10 - P13
A8 - A5			P20 - P23
A4			RB0
A3 - A0			R80 - R83
I7 - I4	I/O	Data outputs / inputs	R73 - R70
I3 - I0			K03 - K00
$\overline{\text{PGM}}$	Input	Program control input	R92
$\overline{\text{CE}}$		Chip Enable input	R91
$\overline{\text{OE}}$		Output Enable input	R90
VPP	Power supply	+ 21V / 5V (Program supply voltage)	TEST
VCC		+ 5V	VDD
VSS		0V (GND)	VSS
P00	Output	Open	
P43 - P40			
PC3 - PC0			
G3 - G0			
R33 - R30	I/O	Open	
R53 - R50			
RB3 - RB1			
R63 - R60			Be fixed to low level.
RA3, RA2			Open
RA1, RA0			
RESET	Input	PROM mode setting pins. Be fixed to low level.	
HOLD	Input		
XIN	Input	Resonator connecting pins	
XOUT	Output		
VKK	Power supply	Open	

OPERATIONAL DESCRIPTION

The following is an explanation of hardware configuration and operation in relation to the 47P870. The 47P870 is the same as the 47C670 / 870 except that an EPROM or OTP is used instead of a Mask ROM.

1. OPERATION MODE

The 47P870 has an MCU mode and a PROM mode.

1.1 MCU mode

The MCU mode is set by fixing the TEST / VPP pin at the "L" level. Operation in the MCU mode is the same as for the 47C670 / 870, except that the TEST / VPP pin does not have pull-down resistor and cannot be used open.

1.1.1 Program Memory

The program storage area is the same as for the 47C870. Data conversion tables must be set in two locations when using the 47P870 to check 47C670 operation.




Figure 1-1. Program area

1.1.2 Data Memory

The 47P870 has two 256x4-bit data memory banks (DMB0, DMB1).

When using the 47P870 as a 47C670 evaluator, do not write data to address 80<sub>H</sub> and following, even though the DMB1 addresses are 00-FF<sub>H</sub>. There is no necessary to take into consideration a special function Shared area because one is built in DMB0.

1.1.3 Input / Output Circuitry

(1) Control pins

This is the same as for the 47C670 / 870 except that there is no built in pull-down resistor for the TEST pin.

(2) I/O port

The input / output circuit of the 47P870 is the same as I/O code MA of the 47C670 / 870. External resistor, for example, is required when using as evaluator of other codes (MB, MC), (Refer to Figure1-2).



Figure 1-2. I/O code and external circuitry

1.2 PROM mode

The PROM mode is set by setting the  $\overline{\text{RESET}}$ ,  $\overline{\text{HOLD}}$ , RA0 and RA1 pins to the "L" level. The PROM mode can be used as a general-purpose PROM writer for program writing and verification (A high-speed program mode is used set the ROM type the same as for the TMM2764D).




Figure 1-3. Setting for PROM mode

An adapter socket is available for connecting a PROM writer.

- BM1107A : TMP47P870N

1.2.1 High Speed Programming Mode

The device is set up in the high speed programming mode when the programming voltage (21.0V) is applied to the Vpp terminal with Vcc = 6V and PGM = VIH4. The programming is achieved by applying a Single TTL low level 1 msec, pulse the PGM input after addresses and data are stable. Then the programmed data is verified by using program Verify Mode. If the programmed data is not correct, another program pulse of 1 msec is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 15 times). After correctly programming the selected address, one additional program pulse with pulse width 4 times that needed for programming is applied. When programming has been completed, the data in all addresses should be verified with Vcc = Vpp = 5V.




Figure1-4. FLOW CHART

## ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS ( $V_{SS} = 0V$ )

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	$V_{DD}$		- 0.3 to 7	V
Program Voltage	$V_{PP}$	TEST / VPP pin	- 0.3 to 22.0	V
Input Voltage	$V_{IN}$		- 0.3 to $V_{DD} + 0.3$	V
Output Voltage	$V_{OUT1}$	R7, XOUT	- 0.3 to $V_{DD} + 0.3$	V
	$V_{OUT2}$	Ports P0-P2, R6, R8, R9	- 0.3 to 10	
	$V_{OUT3}$	Source open drain ports	- 35 to $V_{DD} + 0.3$	
Output (per 1 pin)	$I_{OUT1}$	Ports P1, P2	30	mA
	$I_{OUT2}$	Ports P0, R6-R9	3.2	
	$I_{OUT3}$	Ports P4, R5, PC	- 12	
	$I_{OUT4}$	Ports R3, RA, RB, G/S	- 25	
Output Current (total)	$\Sigma I_{OUT1}$	Ports P1, P2	120	mA
	$\Sigma I_{OUT2}$	Ports R3, RA, RB, G/S	- 100	
Power Dissipation	PD		600	mW
Soldering Temperature (time)	$T_{sid}$		260 (10sec)	°C
Storage Temperature	$T_{stg}$		- 55 to 125	°C
Operating Temperature	$T_{opr}$		- 40 to 70	°C

RECOMMENDED OPERATING CONDITIONS ( $V_{SS} = 0V$ ,  $T_{opr} = -40$  to  $70^{\circ}C$ )

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	$V_{DD}$		In the Normal mode	4.5	6.0	V
			In the SLOW mode			
			In the HOLD mode	2.0		
Input High Voltage	$V_{IH1}$	Except Hysteresis Input	$V_{DD} \geq 4.5V$	$V_{DD} \times 0.7$	$V_{DD}$	V
	$V_{IH2}$	Hysteresis Input		$V_{DD} \times 0.75$		
	$V_{IH3}$		$V_{DD} < 4.5V$	$V_{DD} \times 0.9$		
Input Low Voltage	$V_{IL1}$	Hysteresis Input	$V_{DD} \geq 4.5V$	0	$V_{DD} \times 0.3$	V
	$V_{IL2}$	Hysteresis Input			$V_{DD} \times 0.25$	
	$V_{IL3}$		$V_{DD} < 4.5V$		$V_{DD} \times 0.1$	
Clock Frequency	$f_c$		High-freq.clock	0.4	6.0	MHz
	$f_s$		Low-freq.clock	30	34	KHz

Note. Input Voltage  $V_{IH3}$ ,  $V_{IL3}$ : in the SLOW operation or HOLD operation

D.C. CHARACTERISTICS ( $V_{SS} = 0V$ ,  $T_{opr} = -40$  to  $70^{\circ}C$ )

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	$V_{HS}$	Hysteresis input		—	0.7	—	V
Input Current	$I_{IN1}$	Port K0, TEST, RESET, HOLD	$V_{DD} = 5.5V$	—	—	$\pm 2$	$\mu A$
	$I_{IN2}$	Ports R (open drain)	$V_{IN} = 5.5V / 0V$				
Input Resistance	$R_{IN2}$	$\overline{RESET}$		100	220	450	$K\Omega$
Pull-down Resistance	$R_K$	Source open drain	$V_{DD} = 5.5V$ , $V_{KK} = -30V$	—	80	—	$K\Omega$
Output Leakage Current	$I_{LO1}$	Sink open drain ports	$V_{DD} = 5.5V$ , $V_{IN} = 5.5V$	—	—	2	$\mu A$
	$I_{LO2}$	Source open drain ports	$V_{DD} = 5.5V$ , $V_{OUT} = -32V$	—	—	-2	$\mu A$
Output Level High Voltage	$V_{OH}$	Ports P4, R5, RC	$V_{DD} = 4.5V$ , $I_{OH} = -5mA$	2.4	—	—	V
Output Level Low Voltage	$V_{OL}$	Ports P0, R6 - R9	$V_{DD} = 4.5V$ , $I_{OL} = 1.6mA$	—	—	0.4	
High Level Output Current	$I_{OH}$	Ports R2, RA, RB, G/S	$V_{DD} = 4.5V$ , $V_{OL} = 2.4V$	—	-15	—	mA
Low Level Output Current	$I_{OL}$	Ports P1, P2	$V_{DD} = 4.5V$ , $V_{OL} = 1.0V$	—	20	—	
Supply Current (in the Normal mode)	$I_{DD}$		$V_{DD} = 5.5V$ $f_c = 4MHz$	—	5	10	mA
Supply Current (in the SLOW mode)	$I_{DDs}$		$V_{DD} = 5.0V$ $f_s = 32.768KHz$	—	5	8	mA
Supply Current (in the HOLD mode)	$I_{DDH}$		$V_{DD} = 5.5V$	—	0.5	10	$\mu A$

Note 1. Typ. values show those at  $T_{opr} = 25^{\circ}C$ ,  $V_{DD} = 5V$ .

Note 2. Input Current  $I_{IN1}$ ; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.

Note 3.  $I_{DD}$ ,  $I_{DDH}$ ;  $V_{IN} = 5.3V / 0.2V$

The K0 port is opened when the input resistor is contained.

The voltage applied to the R port is within the valid range.

$I_{DDs}$ ;  $V_{IN} = 4.8V / 0.2V$ , low frequency clock is only oscillated (connecting XTIN, XTOUT)

A / D CONVERSION CHARACTERISTICS ( $V_{SS} = 0V$ ,  $V_{DD} = 4.5$  to  $6.0V$ ,  $T_{opr} = -40$  to  $70^{\circ}C$ )


PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Analog input Voltage	$V_{AIN}$	CIN3-CIN0	$V_{ASS}$	—	$V_{DD}$	V
Total Error			—	—	$\pm 1$	LSB

A.C. CHARACTERISTICS (V<sub>SS</sub> = 0V, V<sub>DD</sub> = 4.5 to 6.0V, T<sub>opr</sub> = -40 to 70°C)


PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t <sub>cy</sub>	In the Normal mode	1.33	-	20	μs
		In the SLOW mode	235	-	267	
High level Clock pulse Width	t <sub>WCH</sub>	For external clock operation	80	-	-	ns
Low level Clock pulse Width	t <sub>WCL</sub>					
Shift Data Hold Time	t <sub>SDH</sub>		0.5t <sub>cy</sub> - 300	-	-	ns

Note. Shift Data Hold Time:

External circuit  $\overline{SCK}$  pin and SO pin



Serial port (completion of transmission)



RECOMMENDED OSCILLATING CONDITIONS (V<sub>SS</sub> = 0V, V<sub>DD</sub> = 4.5 to 6.0V, T<sub>opr</sub> = -40 to 70°C)


Recommended oscillating conditions of the 47P870 are equal to the 47C870's.

D.C./A.C. CHARACTERISTICS (V<sub>SS</sub> = 0V)

(1) Read Operation


PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Output Level High Voltage	V <sub>IH4</sub>		V <sub>CC</sub> × 0.7	-	V <sub>CC</sub>	V
Output Level Low Voltage	V <sub>IL4</sub>		0	-	V <sub>CC</sub> × 0.1	V
Supply Voltage	V <sub>CC</sub>		4.75	-	6.0	V
Programming Voltage	V <sub>PP</sub>					
Address Access Time	t <sub>ACC</sub>	V <sub>CC</sub> = 5.0 ± 0.25V	0	-	350	ns





(2) High Speed Programming Operation

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Input High Voltage	$V_{IH4}$		$V_{CC} \times 0.7$	-	$V_{CC}$	V
Input Low Voltage	$V_{IL4}$		0	-	$V_{CC} \times 0.1$	V
Supply Voltage	$V_{CC}$		4.75	-	6.0	V
$V_{PP}$ Power Supply Voltage	$V_{PP}$		20.5	21.0	21.5	V
Programming Pulse Width	$t_{PW}$	$V_{CC} = 6.0 \pm 0.25V$	0.95	1.0	1.05	ms



※ Difference compared with the 47C870  
 The 47P870 is different from the 47C870 with respect to the following spec points.

PARAMETER	SYMBOL	CONDITION	47C870			47P870			UNIT
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Supply Voltage	$V_{DD}$	in the NORMAL OPERATION	4.5	—	6.0	4.5	—	6.0	V
		in the SLOW OPERATION	2.7	—					
Supply Current	$I_{DD}$	in the NORMAL OPERATION	—	3	6	—	5	10	mA
	$I_{DDs}$	in the SLOW OPERATION	—	30 $\mu$ A ( $V_{DD} = 3V$ )	T.B.D	—	5mA ( $V_{DD} = 5V$ )	8mA ( $V_{DD} = 5V$ )	—

Note. Be fixed low level at MCU mode because of TEST pin does not have pull-down resistor.

TYPICAL CHARACTERISTICS

