CMOS 4-BIT MICROCONTROLLER

TMP47C662N, TMP47C862N

The 47C662/862 have extended I/O ports, A/D converter, programmable pulse generator, and high breakdown voltage outputs based on the TLCS-470 series.

1	PART No.	ROM	RAM	RACKAGE
	TMP47C662N	6144 x 8-bit	384 x 4-bit	SDIP64
	TMP47C862N	8192 x 8-bit	512 x 4-bit	3211 04

FEATURES

- ◆4-bit single chip microcomputer
- ♦ Instruction execution time: 1.3 µs(at 6MHz), 244 µs (at 32.8 KHz)
- ♦92 basic instructions
- ◆Table look-up instructions
- ◆5-bit to 8-bit data conversion instruction
- ◆Subroutine nesting: 15 levels max.
- ◆6 interrupt sources (External: 2, Internal: 4)
 All sources have independent latches each, and multiple interrupt control is available.
- ◆ I/O port (55 pins)
 - Input 2 ports 5 pins
 - Output 1 port 3 pins
 - I/O 12 ports 47 pins
- ◆Interval Timer
- ◆Two 12-bit Timer/Counters

Timer, event counter, and pulse width measurement mode

- **♦** Watchdog Timer
- ◆ Serial Interface with 8-bit buffer
 - Simultaneous transmission and reception capability
 - 8/4-bit transfer, external/internal clock, and leading/trailing edge shift mode
- ◆Two 12-bit Programmable Pulse Generator

One-shot/continuous output, external/internal trigger, rising/falling edge trigger (external) mode

- ◆8-bit successive approximate type A/D converter
 - With sample and hold
 - 8 analog inputs
 - Conversion time : 32 μs(at 6 MHz)
- ◆ Remote control signal pre-processing capability
- ◆ High current outputs

LED direct drive capability (typ. 20mA \times 4 bits)

♦ High breakdown voltage outputs

VFT direct drive capability (max.42V x 27 bits)


◆ Dual-clock operation

High-speed/Low-power-consumption operating mode


♦ Hold function

Battery/Capacitor back-up


◆Real Time Emulator: BM47C862



PIN ASSIGNMENT (TOP VIEW)



BLOCK DIAGRAM



3230290

PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS A-bit input part				
K03 - K00	Input	4-bit input port				
R53 (AIN7) - R40 (AIN0)	I/O (Input)		A/Dconverter analog input			
R63 (PGO2)	I/O (Output)	4-bit I/O port with latch.	PPG2 output			
R62 (PG12)	I/O (Input)	When using as input port, watchdog timer output, analog input, PPG (programmable	PPG2 external trigger input			
R61 (PGOT)	I/O (Output)	pulse generator) output, or PPG trigger input, the latch must be set to "1".	PPG1 output			
R60 (PGI1)	I/O (Input)	Set to Dual-clock operating mode, when	PPG1 external trigger input			
R73 (XTOUT)	I/O (Output)	R73, R72 pin use as clock generator. R673, R72 pin use as clock generator. R73, R72 pin use as clock generator. R74 R75 R76 F6 F7 Can be set, cleared, and tested for each bit use as specified by L register indirect addressing bit manipulation instructions.	Resonator connecting pin (Low-freq.).			
R72 (XTIN)	I/O (Input)	Can be set, cleared, and tested for each bit	For inputting external clock, XTIN is used and XTOUT is opened.			
R71 (WTO)	I/O (Output)	son be set, cleared, and tested for each bit is specified by L register indirect ddressing bit manipulation instructions. bit I/O port with latch. When using as input port, external elerrupt input pin, or timer/counter	Watchdog timer output			
R70	1/0		· · · · · · · · · · · · · · · · · · ·			
R83 (T1)		4-hit I/O port with latch	Timer/Counter 1 external input			
R82 (INT1)	1/0//22/41	When using as input port, external	External interrupt 1 input			
R81 (T2)	I/O (Input)	interrupt input pin, or timer/counter	Timer/Counter 2 external input			
R80 (INT2)		"1".	External interrupt 2 or REMO-CON input			
R92 (SCK)	1/0 (1/0)	3-hit I/O port with latch	Serial clock I/O			
R91 (SO)	I/O (Output)	external input pin, the latch must be set to '1". B-bit I/O port with latch. When using as input port or serial port, the atch must be set to "1".	Serial data output			
R90 (SI)	I/O (Input)	latch must be set to "1".	Serial data input			
P02 - P00	Output	3-bit high breakdown voltage output port wi	th latch			
R13 - R10		4-bit high breakdown voltage I/O port with I				
R23 - R20	1/0	8-bit data are output by the 5-bit to 8-bit data When using as input port, the latch must be o				
R33 - R30						
RA3 - RA0	_	4-bit high breadown voltage I/O port with lat	ch.			
RB3 - RB0	I/O	When using as input port, the latch must be o	leared to "0".			
RC3 - RC0						
XIN, XOUT	Input, Output	Resonator connecting pin (High-frequency). For inputting external clock, XIN is used and	XOUT is opened			
RESET	Input	Reset signal input				
HOLD (KEO)	Input (Input)	Hold request/release signal input	Sence input			
TEST	Input	Test pin for out-going test. Be opened or fixe	d to low level.			
VDD, VSS		+ 5V, 0V (GND)				
VAREF, VASS	Power supply	A/D converter analog reference voltage				
VKK		VFT drive power supply				

OPERATIONAL DESCRIPTION

Concerning the 47C662/862, the hardware configuration and operation are described.

. 4 his immus

As the description include mainly differences from the 47C660/860, the technical data sheets for the 47C660/860 shall also be referred to.

1. SYSTEM CONFIGURATION

- (1) I/O Ports
- (2) Programmable Pulse Generator

2. PERIPHERAL HARDWARE FUNCTION

2.1 I/O Ports

47C662/862 have 15 I/O ports (55pins) each as follows:

(I) KU	;	4-bit input
② P0	;	3-bit output
③ R1, R2	;	4-bit input/output
④ R4, R5	;	4-bit input/output (shared with A/D converter analog inputs)
⑤ R6	;	4-bit input/output (shared with programmable pulse generator I/O)
⑥ R7	;	4-bit input/output (shared with the low-frequency resonator connecting pins and the watchdog timer output)
(7) R8	;	4-bit input/output (shared with external interrupt request input and timer/counter input)
√8) R9	;	3-bit input/output (shared with serial port)
(9) R3, RA, RB, RC	;	4-bit input/output
₫Ó KE	;	1-bit sense input (shared with hold request/release signal input)

This section describes ports of ②, ③, ⑤ and ⑨ which are changed from the 47C660/860.

Table 2-1 lists the port address assignments and the I/O instructions that can access the ports.

(1) Ports P0 (P03-P00)

Ports P0 is 3-bit high breakdown voltage output ports with latch. The latch is initialized to "0" during reset.




Figure 2-1. Ports P0

(2) Ports R1 (R13~R10), R2 (R23~R20)

The 4-bit high breakdown voltage I/O ports with latch, which can directly Vacume Fuolrescent Tubes (VFT). The latch should be cleared to "0" when used as an inuput port. The latch is initialized to "0" during reset.

8-bit data can be output through ports R1 and R2 by using the 5-bit to 8-bit data conversion instruction; therefore, ports can also be effectively utilized as segment output pins.




Figure 2-2. Ports R1, R2

(3) Ports R3 (R33~R30), RA (RA3~RA0), RB (RB3~RB0), RC (RC3~RB0)
The 4-bit high breakdown voltage I/O ports with latch, which can directly Vacume Fluorescent Tubes (VFT). The latch should be cleared to "0" when used as an inuput port. The latch is initialized to "0" during reset.




Figure 2-3. Ports R3, RA, RB, RC

X Connecting VKK (power supply for driving Vacume Fluorescent Tube) pin.

The 27 pins of the R1, R2, R3, RA, RB, RC and P0 ports are P-channel open drain construction with pulldown resistor. Each pin is connected to a VKK pin via a pulldown resistor (TYP. $80k\Omega$). Thus, Vacume Fluorescent Tubes (VFT) can be driven by applying a negative (–) voltage (– 35V max) to the VKK pin, without using external resistor.

(4) Port R6 (R63~R60)

Port R6 is 4 bit I/O ports with latch shared with the PPG (programmable pulse generator) I/O ports. When used as an input ports or PPG I/O, the latch should be set to "1". The latch is initialized to "1"during reset.




Figure 2-4. Port R6

KO input port R1 input port R2 input port R3 input port R4 input port R6 input port R6 input port R7 input port R8 input port R8 input port R8 input port R9 input port R8 input port R8 input port R9 input port R1 input port R2 input port R4 input port R4 input port R5 input port R6 input port R6 input port R6 input port R7 input port R7 input port R8 input port R8 input port R9	Port	ď	Port			Input/(Input/Output instruction	tion		
Kin input port Rio output port Al D start egister Al D start	address (**)			%p, %p.	OUT A, %p OUT @HL,%	# K,	OUTB	SET %p, b CLR %p, b	%р, %р,	SET @L CLR @L TEST@L
R. Input port R. 2 output port R. 3 output port R. 4 output port R. 5 output po	00 _H	K0 input port R1 input port	. P0 output port	00	00	00	' C		00	1 1
R3 input port R3 output port R4 output port R5 input p	02	R2 input port	R2 output port	0	0	0	(Note 2)		()	ı
Reduction (Analoginput) Reduction port (Analoginput) Reduction port (Analoginput) Reduction port (Redinput) Reduction port (Redinput) Reduction port (Redinput) Reduction port (Redinput po	03	R3 input port	R3 output port	0	0	0	1	0	()	ı
R5 output port (Analog input) R5 output port (PPG output) R5 output port (PPG output) R5 output port (PPG output) R5 output port R5 output R5 output port R5 out	04		R4 output port	0	0	0	1	0	()	0
Re input port (PPG input) Re output port (PPG output) No output port	90		RS output port	0	O:	0	ı	0	()·	0
Ray input port Ray output	90		R6 output port (PPG output)	0	0	0	ı	()	\bigcirc	0
Resident port Remo-CON control Serial transmit buffer Status input (Note 4) Serial transmit buffer Serial transmit buffer Serial transmit buffer A/D analog input selector A	07	R7 input port	R7 output port	0	0	0	ı	0	()	0
Re input port Re output port Re ou	80	R8 input port	R8 output port	0	0	0	ı	0	()	ı
Re input port R.A. output port C. C. C. C. C. Re input port R. B. output port C. C. C. C. C. R. input port R. B. output port C. C. C. C. C. C. R. input port R. B. Output port C. C. C. C. C. Status input (Note 4) REMO-CON control C. C. C. C. C. C. Serial receive buffer Serial transmit buffer C. C. C. C. C. C. A / D. coverted value A / D. analog input selector C. C. C. C. C. C. A / D. status input A / D. start register C. C. C. C. C. C. C. C	60	R9 input port	R9 output port	0	0	0	ı	0	()	1
RB output port RB output port RC output port REMO-CON offset value REMO-CON control Serial transmit buffer Serial interface control Serial interface Serial interface Serial i	8	RA input port	RA output port	0	0	0	i	0	Ö	1
RC input port RC output port REMO-CON count value Serial transmit buffer O	90	RB input port	RB output port	0	0	0	ı	0	()	ı
REMO-CON count value REMO-CON offset value Consistency Consisten	9	RC input port	RC output port	0	0	0	1	()	0	ı
Status input (Note 4) REMO-CON control Serial receive buffer Serial transmit buffer Serial transmit buffer Serial interval Timer/Counter 2 control PPG status input PPG mode control Timer/Counter 2 control Timer/Counter 2 control Timer/Counter 2 control Serial interface control Serial interface control Timer/Counter 2 control Timer/Counter 2 control Timer/Counter 2 control Serial interface control Serial interface control Timer/Counter 2 control Timer/Counter 2 control Timer/Counter 2 control Serial interface Serial interface Serial interface Serial interface	00	REMO-CON count value	REMO-CON offset value	0	0	0	ı	ı	ı	ı
Serial transmit buffer Serial transmit buffer Hold operating mode control	96	Status input (Note 4)	REMO-CON control	0	0	0	ı	ı	0	ı
Hold operating mode control	0F	Serial receive buffer	Serial transmit buffer	0	0	0	-	-	1	1
A / D analog input selector —<	10 _H		Hold operating mode control	1	0	1	ı	I	1	ı
A / D analog input selector A / D analog input selector — — — — — — — — — — — — — — — — — — —	=	1		ı	ı	1	1	ı	1	1
A / D status input A / D start register —	12	A / D coverted value	A / D analog input selector	0	0	1	1	ı	ı	ı
Watchdog timer control —	13	A/D status input	A / D start register	0	0	1	ŀ	ı	1	ſ
Watchdog timer control — Watchdog timer control — <td>14</td> <td></td> <th> </th> <td>1</td> <td>1</td> <td>ı</td> <td>ı</td> <td>ı</td> <td>ı</td> <td>1</td>	14			1	1	ı	ı	ı	ı	1
PPG pulse data register	15		Watchdog timer control	1	0	ì	ı	ı	ı	ı
PPG pulse data register	16	-	System clock control	í	0	ı	ı	ı	!	1
PPG Status input PPG control Control <td>17</td> <td> </td> <th>PPG pulse data register</th> <td>ı</td> <td>0</td> <td>1</td> <td>ı</td> <td>ı</td> <td>ı</td> <td>ı</td>	17		PPG pulse data register	ı	0	1	ı	ı	ı	ı
Interval Timer interrupt control	2	PPG Status input	PPG control	0	0	1	1	ı	1	ł
PPG1 mode control	19	-	Interval Timer interrupt control	ı	0	ı	1	1	1	1
PPG2 mode control	۲		PPG1 mode control	ı	0	ı	ı	1	ı	ı
Timer/Counter 1 control	8		PPG2 mode control	1	0	ı	ı	ı	ı	ı
Timer/Counter 2 control	Ų		Timer/Counter 1 control	ı	()	ı	ı	1	1	1
Serial interface control 1	Ō		Timer/Counter 2 control	ı	0	1	ļ	ı	ı	ı
Serial interface control 2	ī		Serial interface control 1	ı	0	ı	1	i	í	ı
	1			ŀ	0	1	1	1	١	

" means the reserved state. Unavailable for the user programs.

The status input of serial interface, clock generator, and HOLD (KE0) pin.

Table 2-1. Port Address Assignments and Available I/O Instructions

The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ports P1 and P2. Note 2 : Note 3 : Note 4 :

As concerns the port address "00", IN and TEST instructions operate port K0, and OUT instruction operates port P0.

2.2 Programmable Pulse Generator (PPG)

The 47C662/862 contains 2 channel pulse generators (PPG) available to set the output pulse delay and width independently with 12-bit resolution for each channel. One-shot or continuous pulse output can be selected and output pulse can be synchronized by external trigger input. PPG1 outputs to the PG01 pin and PPG2 outputs to the PG02 pin. External triggers are input to pins PG11 and PG12. Pins PG11 and PG12 can also be used as normal input/output ports in the internal clock mode.

2.2.1 Circuit configuration




Figure 2-5. Programmable Pulse Generator (2 channels)

2.2.2 PPG Control

PPG is controlled by the data register (OP17), command register (OP18), mode registers (OP1A, OP1B) and status register (IP18).

(1) Pulse data register

Both PPG1 and PPG2 have a pulse delay register (PDR) and pulse width register (PWR) to which values set to the pulse data register (OP17) are transferred. The pulse data register is set by accessing OP17 three times: the lower 4 bits the first time, the middle 4 bits the second time and the higher 4 bits the last time. Any attempt to access OP17 four or more times is ignored. These pulse data are transferred to PDR and PWR by accessing the command register (OP18). The data transferred to PDR and PWR are alternately preset as 12-bit count preset data by 12-bit counter overflows; therefore, any output pulse width can be set at either "H" level or "L" level.

Example: Set PPG1 and PPG2 to the operating mode and set the value read from the RAM in the pulse data register and start both operating at the same time.

Main routine		Subroutir	ne (writ	ting pulse data)		
LD	A, #1111B	PDW:	;		PWW:	:	
OUT	A, %OP1A		:			:	
LD	A, #0000B		; DELA	Y DATA SET		; WIDT	H DATA SET
OUT	A, %OP1B		LD	HL, #20H		LD	HL, #23H
CALL	PDW		OUT	@HL, %OP17		OUT	@HL, %OP17
LD	A, #1100B		INC	L		INC	L
OUT	A, %OP18		OUT	@HL, %OP17		OUT	@HL, %OP17
CALL	PWW		INC	L		INC	L
LD	A, #1101B		OUT	@HL, %OP17		OUT	@HL, %OP17
OUT	A, %OP18		:			:	
LO	A, #1111B		÷			:	
OUT	A, %OP18		RET			RET	
:							

(2) PPG Command Register

The higher 2 bits of the command register (OP18) are used as the PPG1 and PPG2 selectors. The two channels of PPG can be controlled either simultaneously or independently by setting/clearing SPG1 and SPG2. Pulse data transfer requests and operating start/stop requests are accepted by setting "1" to SPG1 and SPG2. For example, PPG2 can be controlled without influencing PPG1 output by operating PPG1 and then clearing SPG1 to "0". Table 2-2 shows several examples of OP18 settings.

Note: pulse data transfer requests are disabled each time pulse data are transferred to PDR or PWR, so OP17 must be accessed each time. Transfer requests are accepted only after accessing OP17 three times, even when it is not necessary to change the middle and higher 4 bits.

	OP	18		0
MSB			LSB	Operation
0	1	0	0	Data transfer to PDR of PPG1
1	1	0	1	Data transfer to PDR of PPG1 and 2 at the same time
1	0	1	1	Instruct output start PPG2 only
1	1	1	1	Instruct output start PPG1 and 2
0	1	1	0	Instruct output end PPG1 only

Table 2-2. Examples of OP18 settings

(3) PPG Mode Register

PPG1 is controlled by the OP1A mode register, PPG2 is controlled by the OP1B mode register, and each can be set independently.

A variety of pulses can be output by using different combinations of internal/external trigger and one-shot/continuous output.

a. Internal clock mode

Using the timing generator output as the count pulse, pulse output starts at the first rise after issueing a operation start request with command register (OP18). Only one cycle is output in the one-shot output mode and pulses are output until an operation stop request is accepted in the continuous output mode. Pulse output is started anew whenever an operation start request is accepted, even during pulse output.




Figure 2-6. Command register




Figure 2-7. PPG mode register




Figure 2-8. Internal clock mode

b. External trigger mode

The timing generator output is used as the count pulse and pulse output is synchronized with the external input (PGI). In the continuous mode, a pulse is output each time an external trigger edge is sensed. Trigger edges (rise or fall) can be selected with EDG of OP1A and OP1B.




Figure 2-9. External trigger mode (at the rising edge)

c. Period of PPG output


The pulse width during "H" level output is determined by the PDR setting value and the pulse width during "L" level output is determined by the PWR setting value, as shown in Table 2-3; therefore, the basic period is TpDR + TpWR when TpDR is "H" level width and TpWR is "L" level width.

Count pulse rate	PDR, PWR setting value (HEX)	T _{PDR} , T _{PWR} (n = 0~4095)
2 ³ / fc [sec]	0~FFF	(4096-n) x (2 ³ /fc)[sec]
24 / fc	0~FFF	(4096-n) × (2 ⁴ /fc)

Table 2-3. Output Pulse Width

(4) Operating status input

The PPG operating status can be monitored. "1" is read during pulse output by accessing IP18.



PGM2	Monitors PPG2 output
0 : Pul	se output is terminated
1: Pul	se output is in progress
PGM1	Monitors PPG1 output
0: Pul	se output is terminated
1: Pul	se output is in progress

Figure 2-10. PPG status register

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0V)$

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V _{DD}		- 0.5~7	٧
Input Voltage	Po V _{DD} V _{IN} V _{OUT1} R7 , XOUT V _{OUT2} P0~P2, R6, R8, R9 V _{OUT3} Source open drain pin R6 I _{OUT2} R4, R5, R7-R9 I _{OUT3} P0, R1, R2 I _{OUT4} R3, RA, RB, RC ΣI _{OUT1} R6		-0.3~V _{DD} +0.3	٧
	V _{OUT1}	R7, XOUT	-0.3~V _{DD} +0.3	
Output Voltage	V _{OUT2}	P0~P2, R6, R8, R9	-0.3~10	V
	V _{OUT3}	Source open drain pin	- 35~V _{DD} + 0.3	
	Ιουτι	R6	30	
Output Current (per 1 pin)	I _{OUT2}	R4, R5, R7-R9	3.2	
	І _{ОИТ3}	P0, R1, R2	- 12	mA
	I _{OUT4}	R3, RA, RB, RC	- 25	
	ΣΙ _{Ουτ1}	R6	120	
Output Currnent (Total)	ΣI _{OUT4}	R3, RA, RB, RC	- 100	mA
Power Dissipation [Topr = 70°C]	PD		600	mW
Soldering Temperature (time)	T _{sld}		260 (10sec)	°C
Storage Temperature	T _{stg}		- 55~125	°c
Operating Temperature	Topr		- 40~70	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V, T_{opr} = -40 \sim 70^{\circ}C)$

PARAMETER	SYMBOL	PINS	CONDITIONS	Mín.	Max.	UNIT
			In the Normal mode	4.5		
Supply Voltage	V _{DD}		In the SLOW mode	2.7	6.0	V
			In the HOLD mode	2.0		
	V _{IH1}	Except Hysteresis Input		V _{DD} × 0.7		
Input High Voltage	V _{IH2}	Hysteresis Input	V _{DD} ≥ 4.5V	V _{DD} × 0.75	V _{DD}	V
	V _{IH3}		V _{DD} <4.5V	V _{DD} × 0.9		
	V _{IL1}	Except Hysteresis Input			$V_{DD} \times 0.3$	
Input Łow Voltage	V _{IL2}	Hysteresis Input	V _{DD} ≧ 4.5V	0	V _{DO} × 0.25	V
	V _{IL3}		V _{DD} < 4.5V		$V_{DD} \times 0.1$	
	fc	XIN, XOUT		0.4	6.0	MHz
Clock Frequency	fs	XTIN, XTOUT		30.0	34.0	KHz

Note. : Input voltage V_{IH3} , V_{IL3} : in the SLOW or HOLD mode

D.C. CHARACTERISTICS

 $(V_{55} = 0V, T_{opr} = -40 \sim 70^{\circ}C)$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis Input		-	0.7	-	V
1	I _{IN1}	KO, TEST, RESET, HOLD	V _{DD} = 5.5V,			+ 2	
Input Current	i _{IN2}	R ports (open drain)	V _{IN} = 5.5V / 0V		-	± 2	μΑ
	RINI	K0 port with pull-up/pull-down		30	70	150	
Input Resistance	R _{IN2}	RESET		100	220	450	ΚΩ
Pull-down resistance	R _K	source open drain	$V_{DD} = 5.5V, V_{KK} = -30V$	_	80	_	
	loi	sink open drain	$V_{DO} = 5.5V, V_{IN} = 5.5V$		-	2	
Output Leakage Current	I _{LO2}	source open drain	$V_{DD} = 5.5V, V_{OUT} = -32V$	-	_	- 2	μΑ
Output Level High Voltage	VoH	P0, R1, R2	$V_{DD} = 4.5V$, $I_{OH} = -5mA$	2.4	-	-	V
Output Level Low Voltage	Vol	R4, R5, R7-R9	$V_{DD} = 4.5V$, $I_{OL} = 1.6mA$	_	_	0.4	V
Output Level High Voltage	Юн	R3, RA, RB, RC	$V_{DD} = 4.5V, V_{OL} = 2.4V$	_	15	-	mA
Output Level Low Voltage	lot	R6	$V_{DD} = 4.5V, V_{OL} = 1.0V$	_	20	_	mA
Supply Current (in the Normal mode)	I _{DD}		V _{DD} = 5.5V, fc = 4MHz	_	3	6	mA
Supply Current (in the SLOW mode)	IDDS		V _{DD} = 3.0V, fs = 32.768KHz	_	30	60	μА
Supply Current (in the HOLD mode)	ноа		V _{DD} = 5.5V	-	0.5	10	μА

- Note 1. Typ. values show those at $T_{opr} = 25$ °C, $V_{DD} = 5V$.
- Note 2. Input Current I_{IN1} ; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.
- Note 3. Supply Current I_{DD} , I_{DDH} ; $V_{IN} = 5.3V/0.2V$ The K0 port is open when the input resistor is contained. The voltage applied to the R port is within the valid range.
- Note 4. Supply Current I_{DDS} ; $V_{IN} = 2.8V/0.2V$ Low frequency clock is only osillated (connecting XTIN, XTOUT).

A / D CONVERSION CHARACTERISTICS

 $(T_{opr} = -40 \text{ to } 70^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Analog Reference Voltage	VAREF		V _{DD} _ 1.5	-	V _{DD}	
Analog kererence vortage	VASS		VSS	_	1.5	1
Analog Reference Voltage Range	ΔVAREF	VAREF-VASS	2.5	_	_	V
Analog Input Voltage	VAIN		VASS	_	VAREF	V
Analog Supply Current	IREF		_	0.5	1.0	mA
Nonlinearity Error			_	-	± 1	
Zero Point Error		$V_{DD} = 5.0V, V_{SS} = 0.0V$	_	_	± 1]
Full Scale Error		V _{AREF} = 5.000V	_	_	± 1	LSB
Total Error		VASS = 0.000V	_	-	± 2]

230290

A. C. CHARACTERISTICS


$$(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -40 \text{ to } 70^{\circ}\text{C})$$


PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Instruction Cycle Time	t _{cy}	In the Normal mode	1.9	_	20	ns
mstruction cycle rane		In the SLOW mode	235	_	267	
High level Clock pulse Width	twcH		80	_	-	ns
Low level Clock pulse Width	twcL	External clock mode				
A / D Sampling Time	tAIN	fc = 4MHz		4	_	μς
Shift Data Hold Time	t _{SDH}		0.5t _{cy} - 300	-	_	ns

Note. Shift Data Hold Time

External circuit for SCK pin and SO pin

Serial port (completion of transmission)





RECOMMENDED OSCILLATING CONDITIONS

 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -40 \text{ to } 70^{\circ}\text{C})$

(1) 6MHz

Ceramic Resonator

CSA6.00MGU (MURATA) $C_{XIN} = C_{XOUT} = 30pF$ KBR-6.00MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30pF$


(2) 4MHz


Ceramic Resonator

CSA4.00MG (MURATA) $C_{XIN} = C_{XOUT} = 30pF$ KBR-4.00MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30pF$

Crystal Oscillator

204B-6F 4.0000 (TOYOCOM) $C_{XIN} = C_{XOUT} = 20pF$







(3) 400KHz


Ceramic Resonator


CSB400B (MURATA) $C_{XIN} = C_{XOUT} = 220 pF$, $R_{XOUT} = 6.8 K\Omega$ KBR-400B (KYOCERA) $C_{XIN} = C_{XOUT} = 100 pF$, $R_{XOUT} = 10 K\Omega$





TYPICAL CHARACTERISTICS























INPUT/OUTPUT CIRCUITRY

(1) Control pins
Input/Output circuitries of the 47C662/862 control pins are similar to the 47C660/860.

(2) I/O Ports

The input/output circuitries of the 47C662/862 I/O ports are shown as belows any one of the circuitries can be chosen by a code (IA \sim IC) by a code as a mast option.

PORT	1/0	INP	REMARKS		
К0	Input	IA	IB VDD R _{IN} R	R _{IN} \$	Contained pull-up/pull-down resistor $R_{IN} = 70K\Omega \text{ (typ.)}$ $R = 1K\Omega \text{ (typ.)}$
PO	Output	_	Source open drain output Initial "Hi-Z" High voltage break down R _K = 80KΩ (typ.)		
R1 R2 R3 RA RB	1/0		Source open drain output Initial "Hi-Z" High voltage break down $R_K = 80 K\Omega \ (typ.)$ $R = 1 K\Omega \ (typ.)$		
R4 R5	Output	C _A =	Sink open drain output Initial "Hi-Z" $R = 1K\Omega (typ.)$ Analog input $R_A = 5K\Omega (typ.)$ $C_A = 12pF (typ.)$		
R7	1/0		Sink open drain output Initial "Hi-Z" $R = 1K\Omega \text{ (typ.)}$		
R6 R8 R9	1/0		Sink open drain output Initial "Hi-Z" High current (R6) I _{OL} = 20mA (typ.) Hysteresis input R = 1KΩ (typ.)		

230290