

# LM7321 Single/ LM7322 Dual Rail-to-Rail Input/Output ±15V, High Output Current and Unlimited Capacitive Load **Operational Amplifier**

# **General Description**

The LM7321/LM7322 are rail-to-rail input and output amplifiers with wide operating voltages and high output currents. The LM7321/LM7322 are efficient, achieving 18 V/µs slew rate and 20 MHz unity gain bandwidth while requiring only 1 mA of supply current per op amp. The LM7321/LM7322 performance is fully specified for operation at 2.7V, ±5V and ±15V.

The LM7321/LM7322 are designed to drive unlimited capacitive loads without oscillations. All LM7321 and LM7322 parts are tested at -40°C, 125°C, and 25°C, with modern automatic test equipment. High performance from -40°C to 125°C, detailed specifications, and extensive testing makes them suitable for industrial, automotive, and communications applica-

Greater than rail-to-rail input common mode voltage range with 50 dB of common mode rejection across this wide voltage range, allows both high side and low side sensing. Most device parameters are insensitive to power supply voltage, and this makes the parts easier to use where supply voltage may vary, such as automotive electrical systems and battery powered equipment. These amplifiers have true rail-to-rail output and can supply a respectable amount of current (15 mA) with minimal head-room from either rail (300 mV) at low distortion (0.05% THD+Noise). There are several package options for each part. Standard SOIC versions of both parts make upgrading existing designs easy. LM7322 is offered in a space saving 8-Pin MSOP package. The LM7321 is offered in small SOT23-5 package, which makes it easy to place this part close to sensors for better circuit performance.

## **Features**

 $(V_S = \pm 15, T_A = 25^{\circ}C, Typical values unless specified.)$ 

	Wide supply voltage range	2.5V to 32V
	Output current	+65 mA/-100 mA
	Gain bandwidth product	20 MHz
	Slew rate	18 V/µs
	Capacitive load tolerance	Unlimited
	Input common mode voltage	0.3V beyond rails
	mpar commen meas remage	
	Input voltage noise	15 nV/√Hz
	1	
•	Input voltage noise	15 nV/√Hz

Temperature range -40°C to 125°C Tested at -40°C, 25°C and 125°C at 2.7V, ±5V, ±15V.


## **Applications**

- Driving MOSFETs and power transistors
- Capacitive proximity sensors

- Driving analog optocouplers
- High side sensing
- Below ground current sensing
- Photodiode biasing
- Driving varactor diodes in PLLs
- Wide voltage range power supplies
- Automotive
- International power supplies

# Typical Performance Characteristics

# **Output Swing vs. Sourcing Current** $V_S = \pm 15V$ $V_{OUT}$ from $V^{+}(V)$ -40° 0.01 L 0.1 ISOURCE (mA) 20205736



## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)

Storage Temperature Range

 $\begin{array}{cccc} \text{Human Body Model} & 2 \text{ kV} \\ \text{Machine Model} & 200V \\ \text{Charge-Device Model} & 1 \text{ kV} \\ \text{V}_{\text{IN}} \text{ Differential} & \pm 10V \\ \text{Output Short Circuit Current} & (\text{Note 3}) \\ \text{Supply Voltage } (\text{V}_{\text{S}} = \text{V}^{+} - \text{V}^{-}) & 35V \\ \text{Voltage at Input/Output pins} & \text{V}^{+} + 0.8\text{V}, \text{V}^{-} - 0.8\text{V} \end{array}$ 

Junction Temperature (Note 4) 150°C Soldering Information:

Infrared or Convection (20 sec.) 235°C Wave Soldering (10 sec.) 260°C

# **Operating Ratings**

Supply Voltage ( $V_S = V^+ - V^-$ ) 2.5V to 32V Temperature Range (Note 4) -40°C to 125°C

Package Thermal Resistance,  $\theta_{JA}$ , (Note 4)

5-Pin SOT-23 325°C/W 8-Pin MSOP 235°C/W 8-Pin SOIC 165°C/W

## 2.7V Electrical Characteristics (Note 5)

Unless otherwise specified, all limits guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = 0.5V$ ,  $V_{OUT} = 1.35V$ , and  $R_L > 1$  M $\Omega$  to 1.35V. **Boldface** limits apply at the temperature extremes.

-65°C to 150°C

Symbol	Parameter	Condition	Min	Тур	Max	Units
			(Note 7)	(Note 6)	(Note 7)	
$V_{OS}$	Input Offset Voltage	$V_{CM} = 0.5V \& V_{CM} = 2.2V$	−5 <b>−6</b>	±0.7	+5 <b>+6</b>	mV
TC V <sub>OS</sub>	Input Offset Voltage Temperature Drift	V <sub>CM</sub> = 0.5V & V <sub>CM</sub> = 2.2V (Note 8)		±2	10	μV/C
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0.5V (Note 9)	-2.0 <b>-2.5</b>	-1.2		μА
		V <sub>CM</sub> = 2.2V (Note 9)		0.45	1.0 <b>1.5</b>	μΑ
I <sub>os</sub>	Input Offset Current	$V_{CM} = 0.5V$ and $V_{CM} = 2.2V$		20	200 <b>300</b>	nA
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 1.0V$	70 <b>60</b>	100		dB
		0V ≤ V <sub>CM</sub> ≤ 2.7V	55 <b>50</b>	70		ub
PSRR	Power Supply Rejection Ratio	2.7V ≤ V <sub>S</sub> ≤ 30V	78 <b>74</b>	104		dB
CMVR	Common Mode Voltage Range	CMRR > 50 dB		-0.3	-0.1 <b>0.0</b>	V
			2.8 <b>2.7</b>	3.0		V
A <sub>VOL</sub>	Open Loop Voltage Gain	$0.5V \le V_0 \le 2.2V$ R <sub>L</sub> = 10 k\O to 1.35V	65 <b>62</b>	72		-ID
		$0.5V \le V_O \le 2.2V$ $R_L = 2 \text{ k}\Omega \text{ to } 1.35V$	59 <b>55</b>	66		dB
V <sub>OUT</sub>	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to } 1.35\text{V}$ $V_{ID} = 100 \text{ mV}$		50	150 <b>160</b>	
		$R_L = 2 \text{ k}\Omega \text{ to } 1.35\text{V}$ $V_{ID} = 100 \text{ mV}$		100	250 <b>280</b>	mV from
	Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega \text{ to } 1.35\text{V}$ $V_{ID} = -100 \text{ mV}$		20	120 <b>150</b>	either rail
		$R_L = 2 \text{ k}\Omega \text{ to } 1.35\text{V}$ $V_{\text{ID}} = -100 \text{ mV}$		40	120 <b>150</b>	

Symbol	Parameter	Condition	Min (Note 7)	Typ (Note 6)	Max (Note 7)	Units
I <sub>OUT</sub>	Output Current	Sourcing V <sub>ID</sub> = 200 mV, V <sub>OUT</sub> = 0V (Note 3)	30 <b>20</b>	48		mΛ
		Sinking $V_{ID} = -200 \text{ mV}, V_{OUT} = 2.7 \text{V (Note 3)}$	40 <b>30</b>	65		mA
I <sub>S</sub>	Supply Current	LM7321		0.95	1.3 <b>1.9</b>	A
		LM7322		2.0	2.5 <b>3.8</b>	mA
SR	Slew Rate (Note 10)	$A_V = +1$ , $V_I = 2V$ Step		8.5		V/µs
f <sub>u</sub>	Unity Gain Frequency	$R_L = 2 \text{ k}\Omega, C_L = 20 \text{ pF}$		7.5		MHz
GBW	Gain Bandwidth	f = 50 kHz		16		MHz
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 2 kHz		11.9		nV/√Hz
i <sub>n</sub>	Input Referred Current Noise Density	f = 2 kHz		0.5		pA/√Hz
THD+N	Total Harmonic Distortion + Noise	$V^{+}$ = 1.9V, $V^{-}$ = -0.8V f = 1 kHz, $R_L$ = 100 kΩ, $A_V$ = +2 $V_{OUT}$ = 210 mV <sub>PP</sub>		-77		dB
CT Rej.	Crosstalk Rejection	$f = 100 \text{ kHz}$ , Driver $R_1 = 10 \text{ k}\Omega$		60		dB

# ±5V Electrical Characteristics (Note 5)

Unless otherwise specified, all limited guaranteed for  $T_A$  = 25°C,  $V^+$  = 5V,  $V^-$  = -5V,  $V_{CM}$  = 0V,  $V_{OUT}$  = 0V, and  $R_L$  > 1  $M\Omega$  to 0V. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min	Тур	Max	Units
			(Note 7)	(Note 6)	(Note 7)	
V <sub>OS</sub>	Input Offset Voltage	$V_{\rm CM} = -4.5 \text{V}$ and $V_{\rm CM} = 4.5 \text{V}$	−5 <b>−6</b>	±0.7	+5 <b>+6</b>	mV
TC V <sub>OS</sub>	Input Offset Voltage Temperature Drift	$V_{CM} = -4.5V$ and $V_{CM} = 4.5V$ (Note 8)		±2		μV/°C
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = -4.5V (Note 9)	-2.0 <b>-2.5</b>	-1.2		
		V <sub>CM</sub> = 4.5V (Note 9)		0.45	1.0 <b>1.5</b>	μΑ
I <sub>os</sub>	Input Offset Current	$V_{CM} = -4.5V$ and $V_{CM} = 4.5V$		20	200 <b>300</b>	nA
CMRR	Common Mode Rejection Ratio	$-5V \le V_{CM} \le 3V$	80 <b>70</b>	100		dB
		$-5V \le V_{CM} \le 5V$	65 <b>62</b>	80		— ab
PSRR	Power Supply Rejection Ratio	$2.7V \le V_S \le 30V, V_{CM} = -4.5V$	78 <b>74</b>	104		dB
CMVR	Common Mode Voltage Range	CMRR > 50 dB		-5.3	−5.1 <b>−5.0</b>	V
			5.1 <b>5.0</b>	5.3		V
A <sub>VOL</sub>	Open Loop Voltage Gain	$-4V \le V_{O} \le 4V$ $R_{L} = 10 \text{ k}\Omega \text{ to 0V}$	74 <b>70</b>	80		dB
		$-4V \le V_O \le 4V$ $R_L = 2 k\Omega \text{ to } 0V$	68 <b>65</b>	74		ub

Symbol	Parameter	Condition		Min (Note 7)	Typ (Note 6)	Max (Note 7)	Units
V <sub>OUT</sub>	Output Voltage Swing	$R_L = 10 \text{ k}\Omega \text{ to 0V}$ $V_{ID} = 100 \text{ mV}$			100	250	
	High					280	
		$R_L = 2 k\Omega$ to 0V			160	350	
		$V_{ID} = 100 \text{ mV}$				450	mV from
	Output Voltage Swing	$R_L = 10 \text{ k}\Omega \text{ to 0V}$			35	200	either rail
	Low	$V_{ID} = -100 \text{ mV}$				250	
		$R_L = 2 k\Omega$ to 0V			80	200	
		$V_{ID} = -100 \text{ mV}$				250	
I <sub>OUT</sub>	Output Current	Sourcing $V_{ID} = 200 \text{ mV}, V_{OUT} = -5 \text{V (Note 3)}$ Sinking		35	70		
				20			mA
				50	85		
		$V_{ID} = -200 \text{ mV}, V_{OUT} = 5V$	(Note 3)	30			
Is	Supply Current	$V_{CM} = -4.5V$	LM7321		1.0	1.3 <b>2</b>	
			LM7322		2.3	2.8	mA
			LIVITOLL		2.0	3.8	
SR	Slew Rate (Note 10)	$A_{V} = +1, V_{I} = 8V \text{ Step}$	•		12.3		V/µs
f <sub>u</sub>	Unity Gain Frequency	$R_L = 2 \text{ k}\Omega, C_L = 20 \text{ pF}$			9		MHz
GBW	Gain Bandwidth	f = 50 kHz			16		MHz
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 2 kHz			14.3		nV/√Hz
i <sub>n</sub>	Input Referred Current Noise Density	f = 2 kHz			1.35		pA/√Hz
THD+N	Total Harmonic Distortion + Noise	$f = 1 \text{ kHz}, R_L = 100 \text{ k}\Omega, A_V$	· = +2		-79		dB
		$V_{OUT} = 8 V_{PP}$					
CT Rej.	Crosstalk Rejection	f = 100 kHz, Driver R <sub>I</sub> = 10	) kΩ		60		dB

# ±15V Electrical Characteristics (Note 5)

Unless otherwise specified, all limited guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 15V$ ,  $V_- = -15V$ ,  $V_{CM} = 0V$ ,  $V_{OUT} = 0V$ , and  $R_L > 1M\Omega$  to 15V. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min (Note 7)	Typ (Note 6)	Max (Note 7)	Units
V <sub>OS</sub>	Input Offset Voltage	$V_{CM} = -14.5V$ and $V_{CM} = 14.5V$	-6 <b>-8</b>	±0.7	+6 <b>+8</b>	mV
TC V <sub>OS</sub>	Input Offset Voltage Temperature Drift	V <sub>CM</sub> = -14.5V and V <sub>CM</sub> = 14.5V (Note 8)		±2		μV/°C
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = -14.5V (Note 9)	−2 <b>−2.5</b>	-1.1		
		V <sub>CM</sub> = 14.5V (Note 9)		0.45	1.0 <b>1.5</b>	μΑ
los	Input Offset Current	$V_{CM} = -14.5V$ and $V_{CM} = 14.5V$		30	300 <b>500</b>	nA
CMRR	Common Mode Rejection Ratio	-15V ≤ V <sub>CM</sub> ≤ 12V	80 <b>75</b>	100		dB
		-15V ≤ V <sub>CM</sub> ≤ 15V	72 <b>70</b>	80		uБ
PSRR	Power Supply Rejection Ratio	$2.7V \le V_S \le 30V, V_{CM} = -14.5V$	78 <b>74</b>	100		dB
CMVR	Common Mode Voltage Range	CMRR > 50 dB		-15.3	-15.1 <b>-15</b>	V
			15.1 <b>15</b>	15.3		<b>V</b>

Symbol	Parameter	Condition		Min (Note 7)	Typ (Note 6)	Max (Note 7)	Units
A <sub>VOL</sub>	Open Loop Voltage Gain	-13V ≤ V <sub>O</sub> ≤ 13V		75	85		
		$R_L = 10 \text{ k}\Omega \text{ to 0V}$		70			-ID
		-13V ≤ V <sub>O</sub> ≤ 13V		70	78		dB
		$R_L = 2 k\Omega$ to 0V		65			
V <sub>OUT</sub>	Output Voltage Swing	$R_L = 10 \text{ k}\Omega \text{ to 0V}$			150	300	
	High	V <sub>ID</sub> = 100 mV				350	
		$R_L = 2 k\Omega$ to 0V			250	550	
		V <sub>ID</sub> = 100 mV				650	mV from
	Output Voltage Swing	$R_L = 10 \text{ k}\Omega \text{ to 0V}$			60	200	either rail
	Low	$V_{ID} = -100 \text{ mV}$				250	_
		$R_L = 2 k\Omega$ to 0V			130	300	
		$V_{ID} = -100 \text{ mV}$				400	
I <sub>OUT</sub>	Output Current	Sourcing 15V (Note 2)		40	65		
		$V_{ID} = 200 \text{ mV}, V_{OUT} = -$ Sinking	15V (Note 3)	60	100		mA
		$V_{ID} = -200 \text{ mV}, V_{OUT} =$	15V (Note 3)	60	100		
I <sub>s</sub>	Supply Current	$V_{CM} = -14.5V$	LM7321		1.1	1.7	
-5		CM				2.4	
			LM7322		2.5	4	mA
						5.6	
SR	Slew Rate (Note 10)	$A_V = +1, V_I = 20V \text{ Step}$			18		V/µs
f <sub>u</sub>	Unity Gain Frequency	$R_L = 2 \text{ k}\Omega, C_L = 20 \text{ pF}$			11.3		MHz
GBW	Gain Bandwidth	f = 50 kHz			20		MHz
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 2 kHz			15		nV/√Hz
i <sub>n</sub>	Input Referred Current Noise Density	f = 2 kHz			1.3		pA/√Hz
THD+N	Total Harmonic Distortion +Noise	$f = 1 \text{ kHz,R}_L 100 \text{ k}\Omega,$			-86		dB
		$A_V = +2, V_{OUT} = 23 V_{PP}$					
CT Rej.	Crosstalk Rejection	f = 100 kHz, Driver R <sub>L</sub> =	= 10 kΩ		60		dB

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Rating indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Short circuit test is a momentary test. Output short circuit duration is infinite for  $V_S \le 6V$  at room temperature and below. For  $V_S > 6V$ , allowable short circuit duration is 1.5 ms.

Note 4: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)}) - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

Note 5: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

**Note 6:** Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.


Note 7: All limits are guaranteed by testing or statistical analysis.

Note 8: Offset voltage temperature drift determined by dividing the change in V<sub>OS</sub> at temperature extremes into the total temperature change.

Note 9: Positive current corresponds to current flowing into the device.

 $\textbf{Note 10:} \ \ \textbf{Slew rate is the slower of the rising and falling slew rates.} \ \ \textbf{Connected as a Voltage Follower.}$ 

# **Connection Diagrams**




# **Ordering Information**


Package	Part Number	Package Marking	Media Transport	NSC Drawing
	LM7321MF		1k Units Tape and Reel	
5-Pin SOT-23	LM7321MFE	AU4A	250 Units Tape and Reel	MF05A
	LM7321MFX		3k Units Tape and Reel	
	LM7322MM		1k Units Tape and Reel	
8-Pin MSOP	LM7322MME	AZ4A	250 Units Tape and Reel	MUA08A
	LM7322MMX		3.5k Units Tape and Reel	
	LM7321MA	LM7321MA	95 Units/Rail	
8-Pin SOIC	LM7321MAX	LIVI732 TIVIA	2.5k Units Tape and Reel	M08A
6-FIII SOIC	LM7322MA	LM7322MA	95 Units/Rail	IVIUSA
	LM7322MAX		2.5k Units Tape and Reel	

# **Typical Performance Characteristics** Unless otherwise specified: T<sub>A</sub> = 25°C.


## **Output Swing vs. Sourcing Current**




## **Output Swing vs. Sinking Current**




## **Output Swing vs. Sourcing Current**




## **Output Swing vs. Sinking Current**





## **Output Swing vs. Sourcing Current**





## **Output Swing vs. Sinking Current**


































## Positive Output Swing vs. Supply Voltage $R_L = 2 k\Omega$ 85°C 0.25 Vout from RAIL (V) 0.2 -40°C 0.15 0.1 0.05 0 0 10 20 30 40


20205727

## Positive Output Swing vs. Supply Voltage







 $V_{S}(V)$ 



Negative Output Swing vs. Supply Voltage




Open Loop Frequency Response with Various Capacitive Load




20205782

# Open Loop Frequency Response with Various Resistive Load




# Open Loop Frequency Response with Various Supply Voltage




20205784

## Phase Margin vs. Capacitive Load




## CMRR vs. Frequency





20205739


## +PSRR vs. Frequency




## -PSRR vs. Frequency









# Input Referred Noise Density vs. Frequency 1000 VS = 2.7V 100 VS = 2.7V 100 VOLTAGE 1 1 10 100 1k 10k 100k FREQUENCY (Hz)









## THD+N vs. Output Amplitude 0 $V_{S} = 2.7V$ -10 $V_{CM} = 0.8V$ f = 1 kHz -20 $R_L$ = 100 $k\Omega$ -30 THD+N (dB) -40 -50 -60 -70 -80 -90 0.001 0.01 0.1 10 OUTPUT AMPLITUDE (VPP)




20205746



## THD+N vs. Output Amplitude





20205768

## **Application Information**

## **DRIVING CAPACITIVE LOADS**

The LM7321/LM7322 are specifically designed to drive unlimited capacitive loads without oscillations as shown in *Figure 1*.




FIGURE 1. ±5% Settling Time vs. Capacitive Load

In addition, the output current handling capability of the device allows for good slewing characteristics even with large capacitive loads as shown in *Figure 2* and *Figure 3*.




FIGURE 2. +SR vs. Capacitive Load




FIGURE 3. -SR vs. Capacitive Load

The combination of these features is ideal for applications such as TFT flat panel buffers, A/D converter input amplifiers, etc.

However, as in most op amps, addition of a series isolation resistor between the op amp and the capacitive load improves the settling and overshoot performance.

Output current drive is an important parameter when driving capacitive loads. This parameter will determine how fast the output voltage can change. Referring to the Slew Rate vs. Capacitive Load Plots (typical performance characteristics section), two distinct regions can be identified. Below about 10,000 pF, the output Slew Rate is solely determined by the op amp's compensation capacitor value and available current into that capacitor. Beyond 10 nF, the Slew Rate is determined by the op amp's available output current. Note that because of the lower output sourcing current compared to the sinking one, the Slew Rate limit under heavy capacitive loading is determined by the positive transitions. An estimate of positive and negative slew rates for loads larger than 100 nF can be made by dividing the short circuit current value by the capacitor.

For the LM7321/LM7322, the available output current increases with the input overdrive. Referring to Figure 4 and Figure 5, Output Short Circuit Current vs. Input Overdrive, it can be seen that both sourcing and sinking short circuit current increase as input overdrive increases. In a closed loop amplifier configuration, during transient conditions while the fed back output has not quite caught up with the input, there will be an overdrive imposed on the input allowing more output current than would normally be available under steady state condition. Because of this feature, the op amp's output stage quiescent current can be kept to a minimum, thereby reducing power consumption, while enabling the device to deliver large output current when the need arises (such as during transients).




FIGURE 4. Output Short Circuit Sourcing Current vs. Input Overdrive




FIGURE 5. Output Short Circuit Sinking Current vs. Input Overdrive

Figure 6 shows the output voltage, output current, and the resulting input overdrive with the device set for  $\rm A_V=+1$  and the input tied to a 1  $\rm V_{PP}$  step function driving a 47 nF capacitor. As can be seen, during the output transition, the input overdrive reaches 1V peak and is more than enough to cause the output current to increase to its maximum value (see Figure 4 and Figure 5 plots). Note that because of the larger output sinking current compared to the sourcing one, the output negative transition is faster than the positive one.




FIGURE 6. Buffer Amplifier Scope Photo

## **ESTIMATING THE OUTPUT VOLTAGE SWING**

It is important to keep in mind that the steady state output current will be less than the current available when there is an input overdrive present. For steady state conditions, the Output Voltage vs. Output Current plot (Typical Performance Characteristics section) can be used to predict the output swing. Figure 7 and Figure 8 show this performance along with several load lines corresponding to loads tied between the output and ground. In each cases, the intersection of the device plot at the appropriate temperature with the load line would be the typical output swing possible for that load. For example, a 1  $\rm k\Omega$  load can accommodate an output swing to within 250 mV of V- and to 330 mV of V+ (V\_S = ±15V) corresponding to a typical 29.3  $\rm V_{PP}$  unclipped swing.




FIGURE 7. Output Sourcing Characteristics with Load Lines




FIGURE 8. Output Sinking Characteristics with Load Lines

## SETTLING TIME WITH LARGE CAPACITIVE LOADS

Figure 9 below, shows a typical application where the LM7321/LM7322 is used as a buffer amplifier for the  $V_{COM}$  signal employed in a TFT LCD flat panel:




FIGURE 9. V<sub>COM</sub> Driver Application Schematic

Figure 10 shows the time domain response of the amplifier when used as a  $V_{COM}$  buffer/driver with  $V_{REF}$  at ground. In this application, the op amp loop will try and maintain its output voltage based on the voltage on its non-inverting input  $(V_{REF})$  despite the current injected into the TFT simulated load. As long as this load current is within the range tolerable by the LM7321/LM7322 (45 mA sourcing and 65 mA sinking for  $\pm 5 V$  supplies), the output will settle to its final value within less than 2  $\mu s$ .




FIGURE 10. V<sub>COM</sub> Driver Performance Scope Photo

# OUTPUT SHORT CIRCUIT CURRENT AND DISSIPATION ISSUES

The LM7321/LM7322 output stage is designed for maximum output current capability. Even though momentary output shorts to ground and either supply can be tolerated at all operating voltages, longer lasting short conditions can cause the junction temperature to rise beyond the absolute maximum rating of the device, especially at higher supply voltage conditions. Below supply voltage of 6V, the output short circuit condition can be tolerated indefinitely.

With the op amp tied to a load, the device power dissipation consists of the quiescent power due to the supply current flow into the device, in addition to power dissipation due to the load current. The load portion of the power itself could include an average value (due to a DC load current) and an AC component. DC load current would flow if there is an output voltage offset, or the output AC average current is non-zero, or if the op amp operates in a single supply application where the output is maintained somewhere in the range of linear operation.

Therefore:

$$\begin{aligned} P_{\mathsf{TOTAL}} &= P_{\mathsf{Q}} + P_{\mathsf{DC}} + P_{\mathsf{AC}} \\ P_{\mathsf{Q}} &= \mathsf{I}_{\mathsf{S}} \cdot \mathsf{V}_{\mathsf{S}} \\ && \mathsf{Dissipation} \\ P_{\mathsf{DC}} &= \mathsf{I}_{\mathsf{O}} \cdot (\mathsf{V}_{\mathsf{r}} \cdot \mathsf{V}_{\mathsf{o}}) \\ P_{\mathsf{AC}} &= \mathsf{See} \; \mathsf{Table} \; \mathsf{1} \; \mathsf{below} \end{aligned} \qquad \begin{aligned} \mathsf{Dp} \; \mathsf{Amp} \; \mathsf{Quiescent} \; \mathsf{Power} \\ \mathsf{Dissipation} \; \mathsf{DC} \; \mathsf{Load} \; \mathsf{Power} \\ \mathsf{Dissipation} \; \mathsf{DC} \; \mathsf{Load} \; \mathsf{Power} \\ \mathsf{Dissipation} \; \mathsf{DC} \; \mathsf{Load} \; \mathsf{Power} \end{aligned}$$

where:

Is: Supply Current

V<sub>S</sub>: Total Supply Voltage (V+ – V-)

V<sub>O</sub>: Average Output Voltage

V<sub>r</sub>: V+ for sourcing and V- for sinking current

Table 1 below shows the maximum AC component of the load power dissipated by the op amp for standard Sinusoidal, Triangular, and Square Waveforms:

TABLE 1. Normalized AC Power Dissipated in the Output Stage for Standard Waveforms

$P_{AC}(W.\Omega/V^2)$						
Sinusoidal	Triangular	Square				
50.7 x 10 <sup>-3</sup>	46.9 x 10 <sup>-3</sup>	62.5 x 10 <sup>-3</sup>				

The table entries are normalized to  $V_S^2/R_L$ . To figure out the AC load current component of power dissipation, simply multiply the table entry corresponding to the output waveform by the factor  $V_S^2/R_L$ . For example, with  $\pm 12V$  supplies, a  $600\Omega$  load, and triangular waveform power dissipation in the output stage is calculated as:

$$P_{AC} = (46.9 \times 10^{-3}) \cdot [242/600] = 45.0 \text{ mW}$$

The maximum power dissipation allowed at a certain temperature is a function of maximum die junction temperature ( $T_J$ <sub>(MAX)</sub>) allowed, ambient temperature  $T_A$ , and package thermal resistance from junction to ambient,  $\theta_{JA}$ .

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$

For the LM7321/LM7322, the maximum junction temperature allowed is 150°C at which no power dissipation is allowed. The power capability at 25°C is given by the following calculations:

For MSOP package:

$$P_{D(MAX)} = \frac{150^{\circ}C - 25^{\circ}C}{235^{\circ}C/W} = 0.53W$$

For SOIC package:

$$P_{D(MAX)} = \frac{150^{\circ}C - 25^{\circ}C}{165^{\circ}C/W} = 0.76W$$


Similarly, the power capability at 125°C is given by: For MSOP package:

$$P_{D(MAX)} = \frac{150^{\circ}C - 125^{\circ}C}{235^{\circ}C/W} = 0.11W$$

For SOIC package:

$$P_{D(MAX)} = \frac{150^{\circ}C - 125^{\circ}C}{165^{\circ}C/W} = 0.15W$$

Figure 11 shows the power capability vs. temperature for MSOP and SOIC packages. The area under the maximum thermal capability line is the operating area for the device. When the device works in the operating area where  $P_{\mathsf{TOTAL}}$  is less than  $P_{\mathsf{D(MAX)}}$ , the device junction temperature will remain below 150°C. If the intersection of ambient temperature and package power is above the maximum thermal capability line, the junction temperature will exceed 150°C and this should be strictly prohibited.



20205765

FIGURE 11. Power Capability vs. Temperature

When high power is required and ambient temperature can't be reduced, providing air flow is an effective approach to reduce thermal resistance therefore to improve power capability.

## **Other Application Hints**

The use of supply decoupling is mandatory in most applications. As with most relatively high speed/high output current Op Amps, best results are achieved when each supply line is decoupled with two capacitors; a small value ceramic capacitor ( $\sim 0.01~\mu F$ ) placed very close to the supply lead in addition to a large value Tantalum or Aluminum ( $> 4.7~\mu F$ ). The large capacitor can be shared by more than one device if necessary. The small ceramic capacitor maintains low supply impedance at high frequencies while the large capacitor will act as the charge "bucket" for fast load current spikes at the op amp output. The combination of these capacitors will provide supply decoupling and will help keep the op amp oscillation free under any load.

## SIMILAR HIGH OUTPUT DEVICES

The LM7332 is a dual rail-to-rail amplifier with a slightly lower GBW capable of sinking and sourcing 100 mA. It is available in SOIC and MSOP packages.

The LM4562 is dual op amp with very low noise and 0.7 mV voltage offset.

The LME49870 and LME49860 are single and dual low noise amplifiers that can work from ±22 volt supplies.

### **OTHER HIGH PERFORMANCE SOT-23 AMPLIERS**


The LM7341 is a 4 MHz rail-to-rail input and output part that requires only 0.6 mA to operate, and can drive unlimited capacitive load. It has a voltage gain of 97 dB, a CMRR of 93 dB, and a PSRR of 104 dB.

The LM6211 is a 20 MHz part with CMOS input, which runs on  $\pm 12$  volt or 24 volt single supplies. It has rail-to-rail output and low noise.

The LM7121 has a gain bandwidth of 235 MHz.

Detailed information on these parts can be found at www.national.com.

# Physical Dimensions inches (millimeters) unless otherwise noted



0.038 · 0.47 (0.97 · 1.19) (1.021 (1.021 ) (1.02

R 0014 MIN TYP

(0.1) MIN TYP

(0.1) MIN TYP

(0.2) GAGE PLANE

(0.152-0.025)


(0.025) SEATING
PLANE

(0.635) 014-022
(0.36-0.55)


(0.635) 014-022
(0.36-0.55)


CONTROLLING DIMENSION IS INCH
VALUES IN [ ] ARE MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

MF05A (Rev D) **5-Pin SOT-23** 



8-Pin MSOP NS Package Number MUA08A





## **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	De	esign Support
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com