


STM6502, STM6503 STM6504, STM6505

Dual push-button Smart ResetTM with user-adjustable setup delays

Features

- Dual Smart Reset[™] push-button inputs with extended reset setup delay
- Adjustable Smart ResetTM setup delay (t_{SRC}): by external capacitor or three-state logic (product options): t_{SRC} = 2, 6, 10 s (min)
- Power-on reset
 - RST active-low, open-drain
- Factory-programmable thresholds to monitor V_{CC} in the range of 1.575 to 4.625 V typ.
- Operating voltage 1.0 V (active-low output valid) to 5.5 V
- Low supply current
- Operating temperature: industrial grade -40 °C to +85 °C
- TDFN8 package: 2 mm x 2 mm x 0.75 mm
- RoHS compliant



Applications

- Mobile phones, smartphones
- e-books
- MP3 players
- Games
- Portable navigation devices
- Any application that requires delayed reset push-button(s) response for improved system stability

Table 1. Device summary

| | Voltage | inputs | Sma | art Reset | ™ inputs | t _{SI} progra | | Reset or Power Good outputs | | |
|------------------------|-----------------|------------------|-----|-------------|----------------------------------|---------------------------|---------------------------------|--------------------------------|----------|---------|
| Part number | V _{CC} | V _{BAT} | SR0 | SR1 | SRE immediate, independent | Ext. SRC pin | Three- state input TSR | RST | BLD | Package |
| STM6502 ⁽¹⁾ | ✓ | | ✓ | ✓ | | ✓ | | ✓ | | TDFN-8L |
| STM6503 | 1 | | 1 | ✓ | | | ✓ | ✓ | | TDFN-8L |
| STM6504 ⁽¹⁾ | 1 | | ✓ | | 1 | | ✓ | ✓ | | TDFN-8L |
| STM6505 | 1 | 1 | ✓ | > | | ✓ | | ✓ | √ | TDFN-8L |

^{1.} Contact local ST sales office for availability.

March 2010 Doc ID 16101 Rev 4 1/29

Contents

| 1 | Desc | cription | | . 5 |
|---|------|----------|---|------|
| | 1.1 | Pin des | scriptions | 10 |
| | | 1.1.1 | Power supply (V _{CC}) | . 10 |
| | | 1.1.2 | Ground (V _{SS}) | . 10 |
| | | 1.1.3 | Primary Smart Reset™ input (SR0) | . 10 |
| | | 1.1.4 | Secondary Smart Reset™ input (SR1) | . 10 |
| | | 1.1.5 | Edge-triggered Smart Reset™ input (SRE pin) – STM6504 only | . 11 |
| | | 1.1.6 | Adjustable delay of Smart Reset™ input (SRC pin) – STM6502 and STM6505 only | . 11 |
| | | 1.1.7 | Programmable Smart Reset™ input delay (TSR pin) – STM6503 and STM6504 only | . 12 |
| | | 1.1.8 | Reset output (RST) | . 12 |
| | | 1.1.9 | Battery monitoring input (V _{BAT}) – STM6505 only | . 12 |
| | | 1.1.10 | Battery low detect output (BLD) – STM6505 only | . 12 |
| 2 | Турі | cal oper | ating characteristics | 13 |
| 3 | Maxi | imum ra | tings | 15 |
| 4 | DC a | and AC p | parameters | 16 |
| 5 | Pack | age me | chanical data | 20 |
| 6 | Part | number | ing | 26 |
| 7 | Pack | age ma | rking | 27 |
| Ω | Povi | eion hie | tory | 28 |

577

List of tables

| Table 1. | Device summary | 1 |
|-----------|--|------|
| Table 2. | Signal names | |
| Table 3. | t _{SBC} programmed by an ideal external capacitor – STM6502 and STM6505 | . 11 |
| Table 4. | Absolute maximum ratings | . 15 |
| Table 5. | Operating and measurement conditions | . 16 |
| Table 6. | DC and AC characteristics | . 17 |
| Table 7. | V _{CC} voltage thresholds | . 19 |
| Table 8. | TDFN – 8-lead 2 x 2 x 0.75 mm, 0.5 mm pitch package mechanical data | |
| Table 9. | Parameter for landing pattern - TDFN - 8-lead 2 x 2 mm package | . 22 |
| Table 10. | Carrier tape dimensions | . 23 |
| Table 11. | Reel dimensions | . 24 |
| Table 12. | Ordering information scheme | . 26 |
| Table 13. | Package marking | . 27 |
| Table 14. | Document revision history | |

List of figures

| Figure 1. | Logic diagrams | 6 |
|------------|--|------|
| Figure 2. | Pin connections | |
| Figure 3. | Block diagram - STM6502, STM6503, STM6504 | |
| Figure 4. | Block diagram - STM6505 | 8 |
| Figure 5. | Single-button Smart Reset™ typical hookup | |
| Figure 6. | Dual-button Smart Reset™ typical hookup | 9 |
| Figure 7. | STM6502, STM6503 timing | . 10 |
| Figure 8. | STM6504 timing | . 11 |
| Figure 9. | STM6505 timing | . 12 |
| Figure 10. | Supply current (I _{CC}) vs. temperature (STM6505) | . 13 |
| Figure 11. | Smart Reset [™] delay (t _{SRC}) vs. temperature, C _{SRC} = 0.62 µF (STM6505) | . 13 |
| Figure 12. | Reset threshold (V_{RST}) vs. temperature, "S" threshold option, V_{CC} falling (STM6505) | . 14 |
| Figure 13. | V _{BAT} monitoring threshold (V _{BATTH}) vs. temperature, falling (STM6505) | . 14 |
| Figure 14. | AC testing input/output waveforms | . 16 |
| Figure 15. | TDFN – 8-lead 2 x 2 x 0.75 mm, 0.5 mm pitch package outline | . 21 |
| Figure 16. | Landing pattern - TDFN – 8-lead 2 x 2 mm without thermal pad | . 22 |
| Figure 17. | Carrier tape | . 23 |
| Figure 18. | Reel dimensions | . 24 |
| Figure 19. | Tape trailer/leader | . 25 |
| Figure 20. | Pin 1 orientation | |
| Figure 21. | Package marking, top view | . 27 |

1 Description

The Smart Reset[™] devices provide a useful feature that ensures that inadvertent short reset push-button closures do not cause system resets as the extended Smart Reset[™] delay setup periods are implemented. Once the valid Smart Reset[™] input levels and setup delay are met, the device generates an output reset pulse for a fixed timeout period (t_{RFC}).

The typical application hookup shows that either the single Smart ResetTM input or the dual reset inputs are also connected to the applications interrupt and control both the interrupt pin and the hard reset functions. If the push-button is closed for a short time, the processor is only interrupted. If the system still does not respond properly, holding the push-button(s) for the extended setup time (t_{SRC}) causes a hard reset of the processor. The Smart ResetTM feature helps significantly increase system stability and eliminates the need for a dedicated reset button.

The STM65xx family of Smart Reset™ devices consists of low-current microprocessor reset circuits targeted at applications such as MP3 players, portable navigation devices or mobile phones, generally any application that requires delayed reset push-button(s) response for improved system stability. The delayed Smart Reset™ setup time (t_{SRC}) is adjustable by adding an external capacitor or selectable by three-state logic from the pre-defined options of 2 s, 6 s and 10 s (all min.), see *Table 1*. The delayed setup period ignores switch closures shorter than t_{SRC}, thus preventing undesired resets.

The STM65xx devices have an active-low open-drain reset (RST) output with or without the power-on reset function.

For the entire STM65xx Smart ResetTM family, the reset output is also asserted when the monitored supply voltage V_{CC} drops below the specified threshold. The reset output remains asserted for the reset timeout period (t_{REC}) after the monitored supply voltage goes above the specified threshold.

STM6502 has two combined Smart Reset[™] inputs (SR0 and SR1) with delayed Smart Reset[™] setup time (t_{SRC}) programmed by an external capacitor on the SRC pin.

STM6503 is similar to STM6502, has two combined delayed Smart Reset[™] inputs ($\overline{SR0}$, $\overline{SR1}$) and three user-selectable delayed Smart Reset[™] setup time (t_{SRC}) options of 2 s, 6 s and 10 s through a three-state TSR input pin: when connected to ground, $t_{SRC} = 2$ s; when left open, $t_{SRC} = 6$ s; when connected to V_{CC} , $t_{SRC} = 10$ s (all the times are minimum).

STM6504 has two independent Smart Reset[™] inputs. $\overline{SR0}$ provides the delayed Smart Reset[™] setup time (t_{SRC}) function with three user-selectable t_{SRC} options through a three-state TSR input pin: when connected to ground, $t_{SRC} = 2$ s; when left open, $t_{SRC} = 6$ s; when connected to V_{CC} , $t_{SRC} = 10$ s (all the times are minimum). SRE provides instant reset. SRE is edge-triggered with a special debounce time ($t_{DEBOUNCE} = 240$ ms min.) at the falling edge after a valid reset period.

STM6505 has two combined delayed Smart Reset[™] inputs ($\overline{SR0}$, $\overline{SR1}$) and provides an adjustable reset delay setup time via an external capacitor connected to the SRC pin. The \overline{RST} output depends also on the V_{CC} monitoring threshold. STM6505 also provides independent low battery detect (\overline{BLD}) output controlled by the secondary external input voltage V_{BAT} . V_{BAT} is monitored for low voltage and provides an indication on the battery low detect output pin (\overline{BLD}). V_{BAT} threshold is 1.25 V, fixed, and an external resistor divider is to be used to set the actual battery voltage threshold. V_{BAT} threshold hysteresis is 8 mV typ. (16 mV max.). V_{BAT} is voltage monitoring input only, the device is powered only from the V_{CC} pin; V_{CC} must be ≥ 1.575 V for proper operation of the V_{BAT} comparator.

57

Doc ID 16101 Rev 4

Figure 1. Logic diagrams




Figure 2. Pin connections




Table 2. Signal names


| Signal names | | | | | |
|------------------|---|--|--|--|--|
| Input/ output | Description | | | | |
| Output | Open-drain reset output, active-low. | | | | |
| Output | Battery low detect output, active-low, open-drain. STM6505 only. | | | | |
| Input | Primary push-button Smart Reset™ input. Active-low, with or without internal 65 kΩ pull-up to V _{CC} (product options). | | | | |
| Input | Secondary push-button Smart Reset TM input - combines with the primary push-button reset to provide setup delay time before reset. Active-low, with or without internal 65 k Ω pull-up to V _{CC} (product options). | | | | |
| Input | Secondary push-button Smart Reset TM input - provides instant Smart Reset TM . SRE is edge-triggered with a special debounce time ($t_{DEBOUNCE} = 240$ ms min.) at the falling edge after a valid reset period. Active-high, no internal pull-up to V_{CC} . STM6504 only. | | | | |
| Input | Smart Reset [™] input delay setup control: connect to an external capacitor to adjust the delay setup time (t _{SRC}). STM6502 and STM6505 only. | | | | |
| Input | A three-state Smart Reset TM input delay setup control. When connected to ground, $t_{SRC}=2$ s; when left open, $t_{SRC}=6$ s; when connected to V_{CC} , $t_{SRC}=10$ s (all times are minimum). TSR is a DC-type input, intended to be either permanently grounded, permanently connected to V_{CC} or permanently left open. If left open, for improved system glitch immunity it is strongly recommended to connect a 0.1 μ F decoupling ceramic capacitor between the TSR and V_{SS} pins. STM6503 and STM6504 only. | | | | |
| Supply | Supply voltage input. Power supply for the device and an input for the monitored supply voltage. A 0.1 μ F decoupling ceramic capacitor is recommended to be connected between the V _{CC} and V _{SS} pins. | | | | |
| Input | Battery voltage monitoring input. STM6505 only. | | | | |
| Supply | Ground | | | | |
| | No connect (not bonded); should be connected to V _{SS} . | | | | |
| | Input/output Output Input Input Input Input Input Input Input Input Input | | | | |

 V_{CC} V_{RST} COMPARE SR1 (SRE Logic STM6504 only)(1) t_{REC} → RST generator SR0 Logic SRC (STM6502) TSR (STM6503, STM6504) AM00352a

Figure 3. Block diagram - STM6502, STM6503, STM6504

 STM6504 only: SRO and SRE are working independently. SRE is edge-triggered and has a special debounce time (t_{DEBOUNCE} = 240 ms min.) at the falling edge after a valid reset period.

Figure 4. Block diagram - STM6505




577

 V_{CC} 100 k Ω v_{CC} V_{CC} RST RESET **TSR** 100 kΩ 🚽 STM6503 MCU SR1 INT/ NMI SR0 V_{SS} $v_{\rm SS}$ PUSH-BUTTON SWITCH AM00380b

Figure 5. Single-button Smart Reset™ typical hookup





1.1 Pin descriptions

1.1.1 Power supply (V_{CC})

This pin is used to provide the power to the device and to monitor the power supply. A 0.1 μ F decoupling ceramic capacitor is recommended to be connected between the V_{CC} and V_{SS} pins.

1.1.2 **Ground (V_{SS})**


This is the supply ground for the device.


1.1.3 Primary Smart Reset™ input (SR0)

The primary push-button Smart Reset™ input, active-low pin is connected to the first push-button switch.

1.1.4 Secondary Smart Reset™ input (SR1)

The secondary push-button Smart ResetTM input, active-low pin is connected to the second push-button switch. Keeping both Smart ResetTM inputs $\overline{SR0}$ and $\overline{SR1}$ active for longer than t_{SRC} activates the reset output pulse.






Reset is asserted "low" right after the Smart ResetTM setup delay (t_{SRC}) has been met and returns to high after the t_{REC} period.

1.1.5 Edge-triggered Smart Reset™ input (SRE pin) – STM6504 only

The SRE pin is active-high, is an immediate and independent reset input, and includes an edge trigger with debounce delay on the falling edge, $t_{DEBOUNCE} = 240$ ms min. See timing diagram *Figure 8*.

Figure 8. STM6504 timing



1.1.6 Adjustable delay of Smart Reset™ input (SRC pin) – STM6502 and STM6505 only

This pin controls the setup time before the push-button action is validated by the reset output. It is connected to an external capacitor (C_{SRC}), which is tied to ground to provide the desired value of the setup time (t_{SRC}).

Calculated t_{SRC} and C_{SRC} examples are given in *Table 3*. Refer also to *Table 6*.

Table 3. t_{SRC} programmed by an ideal external capacitor – STM6502 and STM6505

| Calculated C _{SRC} | Se | Closest common | | |
|-----------------------------|------|----------------|------|-----------------------------|
| value [µF] | Min. | Тур. | Max. | C _{SRC} value [µF] |
| 0.2 | 2 | 2.5 | 3.0 | 0.22 |
| 0.3 | 3 | 3.75 | 4.5 | 0.33 |
| 0.6 | 6 | 7.5 | 9 | 0.56 |
| 1 | 10 | 12.5 | 15 | 1 |

^{1.} At 25 °C. Example calculations based on an ideal capacitor. It should be considered during application design and component selection that the current flowing into the external t_{SRC} programming capacitor (C_{SRC}) is in the order of 100 nA, therefore a low-leakage capacitor (ceramic or film capacitor) and an adequate PCB environment should be used to prevent t_{SRC} accuracy from being affected. A recommended minimum value of C_{SRC} is 0.01 μF.

In case of repeated activations of the t_{SRC} counter, an interval of 10 ms min. is needed between the
activations to fully discharge C_{SRC}, so that the next t_{SRC} is as specified.

1.1.7 Programmable Smart Reset™ input delay (TSR pin) – STM6503 and STM6504 only

The TSR pin allows the user to program the setup time before the push-button action is validated by the reset output. It is controlled by different voltage levels on the three-state TSR input pin: when connected to ground, t_{SRC} = 2 s; when left open, t_{SRC} = 6 s; when connected to V_{CC}, t_{SRC} = 10 s (all times are minimum). TSR is a DC-type input, intended to be either permanently grounded, permanently connected to V_{CC} or permanently left open. If it is left open, for improved system glitch immunity it is strongly recommended to connect a $0.1~\mu F$ decoupling ceramic capacitor between the TSR and V_{SS} pins.

1.1.8 Reset output (RST)

RST is the active-low, open-drain reset output in the Smart Reset™ family.

Battery monitoring input (V_{BAT}) - STM6505 only 1.1.9

V_{BAT} is an input for monitoring the battery voltage. V_{BAT} threshold is 1.25 V, fixed, and an external resistor divider is to be used to set the actual battery voltage threshold.

Battery low detect output (BLD) – STM6505 only 1.1.10

The battery low detect output is controlled by the V_{BAT} voltage monitoring input and is active-low, open-drain, with no pull-up.




Figure 9. STM6505 timing

Doc ID 16101 Rev 4 12/29

2 Typical operating characteristics









Figure 11. Smart Reset[™] delay (t_{SRC}) vs. temperature, C_{SRC} = 0.62 μF (STM6505)



Doc ID 16101 Rev 4 13/29







3 Maximum ratings

Stressing the device above the rating listed in *Table 4: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute maximum ratings

| Symbol | Parameter | Value | Unit | |
|---------------------------------|---|-------------|------------------------------|------|
| T _{STG} | Storage temperature (V _{CC} off) | -55 to +150 | °C | |
| T _{SLD} ⁽¹⁾ | Lead solder temperature for 10 seconds | 260 | °C | |
| θ_{JA} | Thermal resistance (junction to ambient) | TDFN8 | 149.0 | °C/W |
| V _{IO} | Input or output voltage | | -0.3 to V _{CC} +0.3 | V |
| V _{CC} | Supply voltage | | -0.3 to 7 | V |

^{1.} Reflow at peak temperature of 260 $^{\circ}$ C. The time above 255 $^{\circ}$ C must not exceed 30 seconds.

4 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow, are derived from tests performed under the measurement conditions summarized in *Table 5: Operating and measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 5. Operating and measurement conditions

| Parameter | Value | Unit |
|---|----------------------------|------|
| V _{CC} supply voltage | 1.0 to 5.5 | V |
| Ambient operating temperature (T _A) | -40 to +85 | °C |
| Input rise and fall times | ≤ 5 | ns |
| Input pulse voltages | 0.2 to 0.8 V _{CC} | V |
| Input and output timing ref. voltages | 0.3 to 0.7 V _{CC} | V |

Figure 14. AC testing input/output waveforms




Table 6. DC and AC characteristics

| Symbol | Parameter | | Test conditions ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Unit |
|------------------------|---|---|---|---------------------------|---------------------|---------------------------|------|
| V _{CC} | Supply voltage range | Reset output valid - active-low | | 1.0 | | 5.5 | ٧ |
| | | STM6502 | V _{CC} = 5.0 V | | 1.2 | | μΑ |
| | | S1100502 | $V_{CC} = 3.0 V^{(3)}$ | | 1.1 | | μΑ |
| | | STM6503 | V _{CC} = 5.0 V, TSR left open | | 4 | 5.8 | μΑ |
| | Cumply current (V | S 1 1010503 | V _{CC} = 3.0 V, TSR left open ⁽³⁾ | | 3 | | μΑ |
| Icc | Supply current (V _{CC}) | STM6504 | V _{CC} = 5.0 V, TSR left open | | 4 | 5.8 | μΑ |
| | | 31100004 | V _{CC} = 3.0 V, TSR left open ⁽³⁾ | | 3 | | μΑ |
| | | STM6505 | V _{CC} = 5.0 V | | 2.3 | 3.3 | μΑ |
| | | 31100000 | V _{CC} = 3.0 V ⁽³⁾ | | 2.2 | | μΑ |
| | | $V_{CC} \ge 4.5$ | V, sinking 3.2 mA | | | 0.3 | V |
| V_{OL} | Reset output voltage low (reset asserted: RST, BLD) | $V_{CC} \ge 3.3$ | | | 0.3 | ٧ | |
| | | V _{CC} ≥ 1.0 | V _{CC} ≥ 1.0 V, sinking 0.1 mA | | | 0.3 | ٧ |
| V _{CC} monito | oring reset thresholds | | | | | | |
| V | , Fixed voltage trip point for | | -40 to +85 °C | | | V _{RST} +2.5% | V |
| V _{RST} | V _{CC} (refer to <i>Table 7</i>) | 25 °C | | V _{RST} -2.0% | V _{RST} | V _{RST} +2.0% | ٧ |
| ., | | L, M | | | 0.5% | | |
| V _{HYST} | Hysteresis of V _{RST} | T, S, R, Z, | | 1% | | | |
| | V _{CC} to reset delay | V _{CC} falling (V _{RST} + 10 10 mV/μs ⁽⁴ | 00 mV) to (V _{RST} - 100 mV) at | | 20 | | μs |
| | Reset timeout delay, | Option A | | 140 | 210 | 280 | ms |
| t _{REC} | factory-programmed | Option B | | 240 | 360 | 480 | ms |
| t _{DEBOUNCE} | | STM6504 only | | 240 | 360 | 480 | ms |
| V _{BAT} monit | toring | | | | | | |
| V _{BATTH} | Fixed V _{BAT} monitoring threshold | STM6505 only | | 1.225 | 1.25 | 1.275 | ٧ |
| V _{BATHYST} | V _{BATTH} hysteresis | STM6505 | only | | 8 | 16 | mV |
| I _{LI(VBAT)} | V _{BAT} input leakage current | STM6505 | only | -100 | 10 | 100 | nA |
| | | • | | • | | | |

Table 6. DC and AC characteristics (continued)

| Symbol | Parameter | Test conditions ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Unit | | |
|---------------------------------|---|--|----------------------------------|------------------------------------|----------------------------------|------|--|--|
| Smart Reset™ inputs | | | | | | | | |
| V _{IL} | SR0, SR1, SRE input voltage low | | | | 0.3 V _{CC} | ٧ | | |
| V _{IH} | SR0, SR1, SRE input voltage high | | 0.7 V _{CC} | | | ٧ | | |
| I _{LI(SR)} | Input leakage current, SR and SRE inputs | Option without internal pull-up resistor | -1 | | +1 | μA | | |
| I _{LI(TSR)} | Input leakage current, TSR input | STM6503 and STM6504 only | – 5 | | +7 | μA | | |
| R _{PUI} | Internal pull-up resistor, input (optional - refer to Table 12) | | | 65 | | kΩ | | |
| Smart Res | et™ delay | | | | | | | |
| t _{SRC} ⁽⁵⁾ | Delayed Smart Reset™ setup time, STM6502 and STM6505. Refer to <i>Table 3</i> . | T _A = 25 °C | 10 x C _{SRC} (μF) | 12.5 x C _{SRC} (μF) | 15 x C _{SRC} (μF) | s | | |
| | Delayed Smart Reset™ | TSR = V _{SS} | 2 | 2.5 | 3 | s | | |
| t _{SRC} ⁽⁵⁾ | setup time, STM6503 and | TSR = floating | 6 | 7.5 | 9 | s | | |
| | STM6504. | TSR = V _{CC} | 10 | 12.5 | 15 | s | | |

^{1.} Valid for ambient operating temperature: $T_A = -40$ to +85 °C; $V_{CC} = 1.0$ to 5.5 V (except where noted).

^{2.} Typical value is at 25 $^{\circ}$ C and V_{CC} = 3.3 V unless otherwise noted.

^{3.} For devices with V_{RST} < 3.0 V.

^{4.} Guaranteed by design.

^{5.} Input glitch immunity is equal to t_{SRC} (when both \overline{SR} inputs are low, otherwise infinite). STM6502, STM6503, STM6505 only.

Table 7. V_{CC} voltage thresholds

| V _{CC} voltage threshold V _{RST} | Typ | ±2.5% (-40 °C to +85 °C) ±2.0% (25 °C | | | | Unit | |
|--|-------|---------------------------------------|-------|-------|-------|------|--|
| VCC voltage tilleshold V _{RST} | Тур. | Min. | Max. | Min. | Max. | | |
| L (falling) | 4.625 | 4.509 | 4.741 | 4.533 | 4.718 | V | |
| M (falling) | 4.375 | 4.266 | 4.484 | 4.288 | 4.463 | V | |
| T (falling) | 3.075 | 2.998 | 3.152 | 3.014 | 3.137 | V | |
| S (falling) | 2.925 | 2.852 | 2.998 | 2.867 | 2.984 | V | |
| R (falling) | 2.625 | 2.559 | 2.691 | 2.573 | 2.678 | V | |
| Z (falling) | 2.313 | 2.255 | 2.371 | 2.267 | 2.359 | ٧ | |
| Y (falling) | 2.188 | 2.133 | 2.243 | 2.144 | 2.232 | V | |
| W (falling) | 1.665 | 1.623 | 1.707 | 1.632 | 1.698 | V | |
| V (falling) | 1.575 | 1.536 | 1.614 | 1.544 | 1.607 | V | |

5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of $\mathsf{ECOPACK}^{\mathbb{B}}$ packages, depending on their level of environmental compliance. $\mathsf{ECOPACK}^{\mathbb{B}}$ specifications, grade definitions and product status are available at: $\mathit{www.st.com}$. $\mathsf{ECOPACK}^{\mathbb{B}}$ is an ST trademark.




Figure 15. TDFN - 8-lead 2 x 2 x 0.75 mm, 0.5 mm pitch package outline

Table 8. TDFN – 8-lead 2 x 2 x 0.75 mm, 0.5 mm pitch package mechanical data

| Symbol | D | imension (mn | n) | Dimension (inches) | | | |
|----------|------|--------------|------|--------------------|-------|-------|--|
| | Min. | Nom. | Max. | Min. | Nom. | Max. | |
| Α | 0.70 | 0.75 | 0.80 | 0.028 | 0.030 | 0.031 | |
| A1 | 0.00 | 0.02 | 0.05 | 0.000 | 0.001 | 0.002 | |
| b | 0.15 | 0.20 | 0.25 | 0.006 | 0.008 | 0.010 | |
| D BSC | | 2.00 | | | 0.079 | | |
| E BSC | | 2.00 | | | 0.079 | | |
| е | | 0.50 | | | 0.020 | | |
| L | 0.45 | 0.55 | 0.65 | 0.018 | 0.022 | 0.026 | |

477

Doc ID 16101 Rev 4

21/29




Figure 16. Landing pattern - TDFN - 8-lead 2 x 2 mm without thermal pad

Table 9. Parameter for landing pattern - TDFN - 8-lead 2 x 2 mm package

| Parameter | Decemention | Dimension (mm) | | | | |
|-------------|-------------------------------|----------------|------|------|--|--|
| raiailletei | Description | Min. | Nom. | Max. | | |
| L | Contact length | 1.05 | _ | 1.15 | | |
| b | Contact width | 0.25 | _ | 0.30 | | |
| E | Max. land pattern Y-direction | _ | 2.75 | _ | | |
| E1 | Contact gap spacing | _ | 0.65 | _ | | |
| D | Max. land pattern X-direction | _ | 1.75 | | | |
| Р | Contact pitch | _ | 0.5 | | | |

Figure 17. Carrier tape




Table 10. Carrier tape dimensions

| Package | w | D | E | P ₀ | P ₂ | F | A ₀ | B ₀ | K ₀ | P ₁ | Т | Unit | Bulk qty. |
|---------|------------------------|-------------------------|---------------|----------------|----------------|---------------|-----------------------|----------------|----------------|----------------|----------------|------|--------------|
| TDFN8 | 8.00 +0.30 -0.10 | 1.50 +0.10/ -0.00 | 1.75 ±0.10 | 4.00 ±0.10 | 2.00 ±0.10 | 3.50 ±0.05 | 2.30 ±0.05 | 2.30 ±0.05 | 1.00 ±0.05 | 4.00 ±0.10 | 0.250 ±0.05 | mm | 3000 |

Figure 18. Reel dimensions




Table 11. Reel dimensions

| Tape sizes | A max. | B min. | B min. C | | N min. | G | T max. |
|------------|----------------|--------|---------------|-------|--------|-----------|--------|
| 8 mm | 180 (7 inches) | 1.50 | 13.0 +/- 0.20 | 20.20 | 60 | 8.4 +2/-0 | 14.40 |

Figure 19. Tape trailer/leader






Figure 20. Pin 1 orientation



Note: 1 Drawings are not to scale.

2 All dimensions are in mm, unless otherwise noted.

6 Part numbering



F = ECOPACK® package, tape and reel

1. Contact local ST sales office for availability.

For device options currently available refer to *Table 13*. For other options, voltage threshold values etc. or for more information on any aspect of this device, please contact the ST sales office nearest you.


7 Package marking

Table 13. Package marking

| Part number | t _{SRC} delay control | Smart Reset™ inputs ⁽¹⁾ | V _{RST} | RST output ⁽¹⁾ | t _{REC} option | BLD output ⁽¹⁾ | Topmark |
|-----------------|--------------------------------------|--|------------------|------------------------------|-------------------------|------------------------------|---------|
| STM6503VEAADG6F | TSR | AL | V | AL, OD | Α | _ | 3VG |
| STM6504SEABDG6F | TSR | AL | S | AL, OD | В | _ | 4SG |
| STM6505SCABDG6F | C _{SRC} | AL, PU | S | AL, OD | В | AL, OD | 5SK |
| STM6505RCABDG6F | C _{SRC} | AL, PU | R | AL, OD | В | AL, OD | 5RK |
| STM6505WCABDG6F | C _{SRC} | AL, PU | W | AL, OD | В | AL, OD | 5WK |

^{1.} AL = active-low, AH = active-high, PU = with internal pull-up resistor, OD = open-drain.





5/

8 Revision history

Table 14. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 31-Aug-2009 | 1 | Initial release. |
| 06-Nov-2009 | 2 | Updated Applications, Section 1, Section, Figure 3 to Figure 6 updated and moved to Section, updated Table 1, Table 2, Table 3, Table 4, Table 6, Table 12, Section 1.1.3, Section 1.1.7, Section 1.1.9, Section 5, added package footprint, tape and reel information, and Section 7. |
| 15-Jan-2010 | 3 | Updated Features, Section 1, Section 1.1.6, Table 1, Table 2, Figure 5, Figure 6, Table 3, Table 6, Table 12, Table 13, removed Table 4. |
| 01-Mar-2010 | 4 | Updated title of datasheet, <i>Features, Applications, Table 1, 2, 6, 12,</i> footnote <i>5</i> of <i>Table 6</i> ; updated <i>Figure 3, 4</i> ; added <i>Section 2: Typical operating characteristics</i> ; minor textual and formatting changes. |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577

Doc ID 16101 Rev 4

29/29