PROGRAMMABLE COMMUNICATION INTERFACE

TMP8251AP

GENERAL DESCRIPTION

The TMP8251AP is the industry standard Universal Synchronous/Asynchoronous Receiver/Transmitter (USART) that is fabricated using N-channel silicon gate MOS technology.

The TMP8251A is mainly used for 8-bit microcomputer extension systems, which require serial data communications.

The TMP8251AP is packaged in the 28pin standard Dual Inline package.

FEATURES

Synchoronous:

5-8 Bit Characters

Internal or External Character Synchronization

Single or Double Character Synchronization (Internal)

Automatic Sync Insertion

Asynchronous:

5-8 Bit Characters

Clock Rate - 1, 16 or 64 Times Transfer Rate

Break Character Generation

1,11/2, or 2 Stop Bits

Palse Start Bit Detection


Automatic Break Detect and Handling

Transfer Rate DC to 64K bps (Synchronous)


DC to 19.6K bps (Asynchronous)

- Full-Duplex, Double-Buffered, Transmitter and Receiver
- Error DetectionParity, Overrun and Framing
- Single +5V Supply
- Compatible with Intel's 8251A/S2657

2. PIN CONNECTIONS (TOP VIEW)



3. BLOCK DIAGRAM



TOSHIBA TMP8251A

PIN NAMES AND PIN DESCRIPTIONS

4.1 INTERFACE SIGNALS TO MPU (MAIN SYSTEM)

D₀~D₇ (Input/Output).

This 3-state bidirectional, 8-bit buffer is used to interface the 8251A to the system Data Bus. Data is transmitted or received through the buffer upon execution of Input or Output Instructions of the MPU. Control Words, Command Words and Status Information are also transferred through the Data Bus Buffer.

WR (Input).

A "low" level signal on this input informs the 8251A that the MPU is Writing Data or Control Words to the 8251A.

RD (Input).

A "low" level signal on this input informs the 8251A that the MPU is Reading Data or Status Information from the 8251A.

A "low" level signal on this input selects the 8251A. No reading or writing operation will occur unless the device is selected. When \overline{CS} is "high" the Data Bus is in the floating state and \overline{RD} and \overline{WR} have no effect on the chips.

C/D (Input)

This input signal, in conjunction with the \overline{WR} and \overline{RD} inputs, informs the 8251A that the word on the Data Bus is either a Data Character, Control Word or Status Information. A "high" level signal means Control or Status, a "low" level signal means Data.

C/Ď	ŔĎ	WŔ	CS	_
۵	0	1	0	8251A Recieve DATA Buffer → Data Bus
Û	7	D	ú	8251A Transmit DATA Buffer ← Data Bus
3	0	1	0	8251A Status DATA Buffer > Data Bus
:	1	0	0	8251A Command DATA Buffer (- Data Bus
x	1	1	a	DATA Bus is in floating state.
×	×	×	1	÷

CLK (Input)

The CLK input is used to generate internal device timing. No external input or output is referenced to CLK, but the frequency of CLK must be greater than 30 times the Receiver or Transmitter Data Bit Rates (RxC or TxC) in Synchronous Operation, and greater than 4.5 times the Receiver Data Bit Rated (RxC) in Asynchronous Operation.

• RESET (Input)

A "high" level signal on this input forces the 8251A into an "Idle" mode. The device will remain at "Idel" untill a new set of Control Words is written into the 8251A to program its functional definition. Minimum RESET pulse width is 6 tey.

4.2 MODEM CONTROL SIGNALS

DSR (Input)

The $\overline{\rm DSR}$ input signal is a general purpose, I-bit inverting input port. Its condition can be tested by the MPU using a Status Read Operation. The $\overline{\rm DSR}$ input is normlally used to test MODEM conditions such as Data Set Ready signal.

DTR (Output)

The \overline{DTR} output signal is a general purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instsruction Word. The \overline{DTR} output signal is normally used for MODEM control such as Data Terminal Ready or Rate Select signal.

RTS (Output)

The RTS output signal is a general purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction Word. The RTS output signal is normally used for MODEM control such as Request to Send signal.

CTS (Input)

A "low" level signal on this input enables the 8251A to transmit serial data, if the Tx Enable Bit in the Command Byte is set to a "one" (TxEN=1). If either a Tx Enable off (TxEN=0) or CTS off (CTS=1) condition occurs while the Tx is in operation, the Tx will transmit all the data in the USART, written prior to Tx Disable Command before shutting down.

4.3 TRANSMIT CONTROL SIGNALS

TxC (Input)

The Transmitter Clock Controls the rate at which the character is to be transmitted. In the Synchronous Transmission Mode, the transfer rate (1x) is equal to the $\overline{\text{TxC}}$ frequency. In Asynchronous Transmission Mode, the transfer rate is a fraction of the actual $\overline{\text{TxC}}$ frequency. A poriton of the Mode Instruction selects this factor; it can be 1, 1/16 or 1/64 the $\overline{\text{TxC}}$.

For Example:

If transfer rate equals 110 bps,

 $\overline{\text{TxC}} = 110 \text{ Hz} (1x)$

 $\overline{\text{TxC}} = 1.76 \text{ KHz } (16x)$

TxC = 7.04 KHz (64x)

The falling edge of TxC shifts the serial data out of the \$251A.

TxD (Output)

This line is used to transmit the serial data. Serial output data on TxD is changed from paralled data to serial data in accordance with the format specified by the Control Words.

TxD line will be held in the marking state ('I' level)-immediately on one of the following.s

Master Reset

- Tx Disable (TxEN=0)
- CTS signal is high (CTS = 1)
- TxEMPTY signal is high (TxEMPTY=1)

TxRDY (Output)

This output informs the MPU that the transmitter is ready to accept a Data Character. The TxRDY output pin can be used as an interrupt to the system, since it is masked by Tx Disable (TxEN = 0), or, for polled Operation, the MPU can check TxRDY using a Status Read Operation. TxRDY is automatically reset by the trailing edge of \overline{WR} when a Data Character is leaded from the MPU. The Tx RDY pin output status (Tx RDY (pin)) is different from the TxRDY status bit status (TxRDY (status bit)) as follows.

TXRDY (status bit)=(Transmit Data Buffer Empty)

 $TxRDY (pin) = (Transmit \ Data \ Buffer \ Empty) + (CTS = 0) + (TxEN = 1)$

TxEMPTY (Output)

The TxEMPTY output will go "high" when the 8251A has no characters to send. It resets upon receiving as character from the MPU if the transmitter is enabled.

In Synchronous Mode, a"high" level signal on this output indicates that a Character has not been loaded and the SYNC Character or Characters are about to be or are being transmitted automatically as "fillers". Tx EMPTY does not go "low" when the SYNC characters are being shifted out.

4.4 RECEIVE CONTROL SIGNLAS

RxC (Input)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the Transfer Rate (1x) is equal to the actual frequency of \overline{RxC} . In Asynchronous Mode, the Transfer Rate is a fraction of the actual \overline{RxC} frequency. A portion of the Mode Instruction selects this factor; 1, 1/16 or 1/64 the \overline{RxC} .

For Example:

if Transfer Rate equals 2400 bps,

 $\overline{\text{RxC}} = 2.4 \text{ KHz } (1\text{x})$

 $\overline{\text{RxC}} = 38.4 \text{ KHz} (16x)$

 $\overline{RxC} = 153.6 \text{ KHz } (64x)$

Data is sampled into the 8251A on the rising edge of RxC.

RxD (Input)

This line is used to receive the serial data. Serial input date on this line is changed to parallel date in accordance with the format specified by the Control Words, and then transferred to the Receive Data Buffer.

RxRDY (Output)

This output indicates that the 8251A contains a Data Character that is ready to be input to the MPU. RxRDY can be connected to the interrupt structure of the MPU, or, for Polled Operation, the MPU can check the condition of RxRDY using a Status Ready Operation.

Rx Enable off both masks and holds RxRUY in the Reset Condition.

SYNDET/BD (Input/Output)

This pon is used for SYNDET in Synchronous Mode and may be used as eigher input or ourput, programmable through the Contorl Word. It is reset to output mode "low" upon RESET. When used as an Output (Internal Sync Mode), the SYNDET pin will go "high" to indicate that the 8251A is programmed to use SYNC Character in the Receive Mode. If the 8251A is programmed to use Double Sync Characters then SYNDET will go "high" in the middle of the last bit of the second SYNC Character. SYNDET is automatically reset upon a Status Read Operation. When used as an Input (External Sync Mode), a positive going signal will cause the 8251A to start assembling Data Characters on the rising edge of the next $\overline{\text{RxC}}$.

In Asynchronous Mode this pin is used for BD. This output will go "high" whenever the receiver remains "low" through two consecutive Stop Bit Sequences (including the Start Bits, Data Bits, and Parity Bits). Break Detect may also be read as a Status Bit. It is reset only upon a Master Chip Reset or Rx Data returning to a "one" state. But, if the Rx data returns to a "one" State during the last bit of the next character after the Break, Break detect does not always reset.

4.5 POWER SUPPLY

- VCC (Power)
 ±5 Volt supply
- GND (Power) 0 Volt supply

5. ELECTRICAL CHARACTERISTICS

5.1 MAXIMUM RATINGS

SYMBOL	ITEM	RATING
Vcc	Power Supply Voltage (with respect to GND)	- 0.5V to 7.0V
VIN	Input Voltage (with respect to GND)	-0 5V to 7.0V
Vout	Output Voltage (with respect to GND)	-0.5V to 7.0V
Po . —	Power Dissipation (Ta = 70°C)	11/
T _{solder}	Soldering Temperature (10 sec)	260°C
T _{stg.}	Storage Temperature	- 55°C to 150°C
Тор-	Operating Temperature	0°C to 70°C

5.2 D.C. CHARACTERISTICS

 $T_{opt} = 0$ °C to 70°C, $V_{CC} = 5V \pm 5\%$, GND = 0V, Unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	TIVL
VIL	Input Low Voltage		- 0.5	-	0.8	٧.
ViH	Input High Voltage		2.2	-	Vcc	ν
vo.	Output low Voltage	I _O _ = 2.2mA	_		0.45	٧
Voн	Output High Voitage	lon = −400;1A	2.4		-	V
lofu	Output Leak Current	0.45V≦ V _{DUT} ≤ V _{CC}	-		± 10	μA
− I _{IL}	input Leak Current	0.45V≤ V _{IN} ≤ V _{CC}		_	± 10	нА_
lcc	Power Supply Current	All Outputs = "High"	_		100	mA_

5.3 A.C CHARACTERISTICS

 $T_{\rm opt} = 0$ °C to 70°C, $V_{\rm CC} = 5V \pm 5\%$, GND = 0V, Unless otherwise noted.

5.3.1 Bus Read Cycle Timing Note 1)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX	UNIT
1AR	CS, C/Ď Set∙up Time for RĎ	:	. 50			15
tga	CS, C/D Hold Time for RD	1	50	_		
tre	RD Pulse Width		230	. –		ns ns
t _{RD} —	Data Delay Time for RD Note 2)	C ₁ = 150pF \ote 3)	-		250	ns
tor	CS, C∕DSet up Time for PD		10	-	100	ns

TOSHIBA

5.3.2 Bus Write Cycle Timing Note 1)

s×mB0L	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
tgyy	CS, C/D Set-up Time for WR	!	50	_	-	D5
twa	C5, C/D Hold Time for WR		50	-	-	nş
1 _{WW}	WR Pulse Width	i	250	-	_	F TS
1 _{DW}	Data Set Up Time for WR		150	-		ri s
1w5	Data Hold Time for WR		50			П5
₹RV	Recovery Time between WRITES	Note 4j	6	_	-	t _{cyc}

5.3.3 Other Timing

SYMBOL	PARA	METER	MIN.	TYP.	MAX.	UNIT		
tuye	Clock Period Note 5), 6)	320		1350	ns		
; Чн	Clock High Level Wi	idth	140	-	t _{cyc} – 90	FIS		
ر Clock Low Leve Width		dth	90	_	-	пѕ		
t _R , t _F	Clock Rise and Fall 7	Time	-	<u> </u>	20	пѕ		
totx	TxD Delay Time from	n falling Edge of	_		1	μ5		
	<u> </u>	1x, 64x Baud Rate	DC	-	64		ļ	
fTa	Transmitter Input	16x Bauci Rate	DÇ	-	310	kHz - t _{cyc}	1	
	Clock Frequency	64x Baud Rate	υc	-	615			
·	Transmitter Input	1x Baud Rate	12	_	- '-		1	
t _{TPH}	Clock High Level Width	15, 64x Baud Rate	1	<u>i -</u>	_ `			
	Transmitter input	1x Baud Rate	15	_	-	T .	1	
tipL	Clock Low Level Width	64x Baud Rate	3	_	_	cyc		
·	VVIGIN	1x Baud Rate	DC	_	54			
f _{Rx}	Transmitter Input Clock Frequency	16, 64x Saud Rate	DC	- -	310	k⊣z		
· NA		G4x Baud Rate	DC .	_	615			
	Transmitter Input	1x Baud Rate	:	_	_	 		
tRPH	Clock High Level	64x Baud Rate		<u> </u>	-	teve		
	! Width Transmitter input	1x Baud Rate	15	_		1 _{cyc}	İ	
tąp_	Clock Low Leve	64x Boud Rate		· _ ··	_			
	:Width Tv8DY Pro Delay Til		- "		 		i	
1 _{TXRDY}	TxRDY Pan Delay Time from Center of Last Bit		j -	-	8	L _{cyc}	Not	
	TxRDY Clear Delay Time from Trailing		┼─~	 	 		1	
tRaRDY CLEAR	1		! -	6	teye	Not		
	-	Edge of WR			ļ .——	!	1	
trandy	RxXDY Pin Delay Time from Center of		-	-	· 24	i t _{eys}	Not	
	Last Bit	Time from Leading	 	i			ł	
TRARDY CLEAR		rime from Leading	_	- - ;		t _{cyz}	Not	
	Edge of RD				<u> </u>	 -		ł
tis	Internal SYNDET De	elaya Time from		_	24	tcyc	Not	
-13	Rising Edge of 3xC		_		<u> </u>		ł	
t _{E5}	External SYNOE Se	_	-6	_	_	toyo	Not	
	Falling Edge of RxC				<u> </u>		ł	
ts.exacty	TxSMP TY Delay Tin	2Ç	_	_	t _{cyc}	Not		
TIKE VIPTY	Last Bit						l	
*	Contro Delay Time	Contro Delay Time from Rising Edge		_	-	1 _{Cyc}	Not	
twc	of WR (TxEN, DTR,	8						
tce	DSR, CTS Set-Up To	me tor RD	20	-	_	Lyc	Not	

Note:

- 1) AC Test Conditions: Output measuring Point $V_{OH}\!=\!2.0V$, $V_{OL}\!=\!0.8V$ luput supply level $V_{IH}\!=\!2.4V$, $V_{IL}\!=\!0.45V$
- 2) Assumes that Address is valid before the falling edge of \overline{RD} .
- 3) C1 means load capacitance.
- 4) This recovery time is defined only for Mode Intialization. Write Data is allowed only when TxRDY=1. Recovery Time between Writes for Asynchronous Mode is 8 toy and for Synchronous Mode is 16 toy.
- 5) The TxC and RxC frequencies have the following limitations with respect to CLK:
 - For 1x Transfer Rate, f_{Tx} or $f_{Rx} \le 1/(30 \text{tey})$
 - For 16x and 64x Transfer Rate, $f_{\Gamma x}$ or $f_{Rx} \le 1/(4.5 \text{tey})$
- 6) Minimum Reset Polse Width is 6 toy. System Clock must be running during Reset.
- Status up data can have a maximum delay of 28 clock periods from the event affecting the status.

6. TIMING WAVEFORMS




Figure 6.1 System Clock




Figure 6.2 Transmitter Clock and Data




Figure 6.3 Receiver Clock and Data




Figure 6.4 Write Data Cycle (MPU→8251A)




Figure 6.5 Read Data Cycle (8251A→MPU)




Figure 6.6 Write Contorl or Output Port Cycle (MPU→82251A)





Figure 6.7 Read Contro∙ or Input Port Cycle (8251A→MPU)



EXAMPLE FORMAT : 5 BIT CHARACTER WITH PARITY 2 SYNE CHARACTERS

Figure 6.8 Transmitter Control and Flag Timing (SYNC Mode)






Figure 6.9 Receiver Controlaind Flag Timing (SYNC Mode)



EXAMPLE FORMAT: 7.8 1 CHARACTER & 2 STOP BITS

 $\begin{aligned} N_{Obs} &: & TxHDY (PIN) = (Iransınıt Data Buffer is empty) \cdot (TxEN = I) \cdot (CTS + 0) \\ & TxHDY (STATUS BIT) = (Iransınıt Data Buffer is empty) \end{aligned}$

Figure 6.10 Transmitter Control and Flag Timing (SYNC Mode)




EXAMPLE FORMAT : 7 BIT CHARACTER & 2 STOP BITS.

Figure 6.11 Receiver Control and Flag Timing (ASYNC Mode)

7. OUTLINE DRAWING (Dual Inline Package)

DIP28-P-600



Note: Lead pitch is 2.54m and to larance is ±25mm against theoretical center of each lead that is obtained on the basic of No.1 and No.28 leads.