TMP87C833N

TMP87CC33N

TMP87CH33N

CMOS 8-BIT MICROCONTROLLER

TMP87C833N, TMP87C33N, TMP87CH33N,

The 87C833/C33/H33 is the high speed and high performance 8-bit single chip microcomputer. This MCU contains CPU core, ROM, RAM, input/output ports, six multi-function timer/counter, serial interface, onscreen display, PWM, 6-bit A/D conversion inputs and remote control signal processor on a chip.

The functions of the OSD circuit conform to the on-screen display functions of closed caption decoders based on FCC standards.

PART No	ROM	RAM	PACKAGE	OTP MCU
TMP87C833N	8K bytes			1
TMP87CC33N	12K bytes	1K bytes	SDIP42-P-600	TMP87PH33N
TMP87CH33N	16K bytes			

SDIP42-P-600


FEATURES

- ▶8-bit single chip microcomputer TLCS-870 Series
- Instruction execution time : 0.5 µs (at 8MHz)
- 412 basic instructions
 - Multiplication and Division (8bits x 8bits, 16bits ÷ 8bits)
 - Bit manipulations(Set/Clear/Complement/Move/Test/Exclusive Or)
 - 16-bit data operations
- 1-byte jump/subroutine-call (Short relative jump / Vector call)
 14 interrupt sources (External : 5, Internal : 9)
- - All sources have independent latches each, and nested interrupt control is available.
 - 4 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- 6 Input/Output ports (34 pins)
 - High current output: 4pins (typ. 20mA)
- Two 16-bit Timer
- Two 8-bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement) modes
- Time Base Timer (Interrupt frequency: 1Hz to 16kHz)
- Watchdog Timer
 - Interrupt source/reset output (programmable)
- Serial Interface
 - I2C-bus/8-bits SIO modes
- On-screen display circuit
 - Character patternsCharacter displayed 256 characters 32 column 8 lines
 - Composition $8 \times 9 \, dots$
 - Size of character 3kinds (line by line)
 - 7 kinds (character by character) Color of character Variable display position Horizontal/Vertical 128/256 steps
 - Fringing, Smoothing function
- Conform to US CLOSED CAPTION DECODER REGULATION
- ◆PWM outputs
 - 14-bit PWM output (1 channel)
 - 7-bit PWM outputs (9 channels)
- 6-bit A/D conversion input (4 channels)
- ▶Pulse output (Clock for PLL IC)
- Remote control signal processor
- Two Power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port
 - output hold/high-impedance.
 - IDLE mode : CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts. Nide operating voltage : 2.7~5.5V at 4.19MHz, 4.5~5.5V at 8MHz
- ♦ Wide operating voltage : 2.7~5 ♦ Emulation Pod : BM87CH33N0A
- TA8862P **♦**Data Slicer



Purchase of TOSHIBA I² C components conveys a license under the Philips I² C Patent Rights to use these components in an I² C system, provided that the system conforms to the I² C Standard Specification as defined by Philips.





PIN FUNCTION

PIN NAME	Input/Output	F	unction		
P20 (INT5/STOP)	I/O (Input)	1-bit input / output port with latch. When used as an input port, or an interrupt input/STOP mode release signal input, the latch must be set to "1"	External intrrupt input 5 / STOP mode release signal input		
P36 (SO/INT4)	1/0 (0 / 1)		SIO serial clock output/External intrrupt input4		
P35 (SDA/SI)	I/O (I/O/Input)	7-bit input/output port with latch.	I ² Cbus serial data input/output/SIO serial data input		
P34 (SCL/ SCK)	I/O (I/O/Input)	When used as an input port, a serial	I ² Cbus serial clock input/output or SIO serial clock input		
P33 (CDATA) P32 (CCLK) P31 (TC3)	I/O (Input) I/O (Input)	interface input/output, a timer/counter input, a remote control signal processor input, slicer interface, or an intrrupt input, the latch must be set to "1".	Caption data input Caption clock input Timer/Counter 3 input		
P30 (INT3/RXIN)	I/O (Input/Input)		External intrrupt input 3 / remote control signal processor input		
P47 (PWM7) ~P41 (PWM1)	I/O (Output)	8-bit programable input/output port (tri-state). Each bit of this port can be individually as an input or an output under software control. During reset,	7-bit PWM outputs		
P40 (PWM0)		all bits are configured as inputs When used as a PWM output, the latch must be set to "1".	14-bit PWM output		
P57 (CIN3) ~P54 (CIN0)	I/O (Input)		Comparator inputs		
P53 (INT2 / TC1)	1/0	8-bit input/output port with latch. When used as an input port, a PWM	External interrupt input 2/Timer/Counter 1 input		
P52 (PULSE / TC2)		output, or a pluse output, the latch	Pulse output (Clock for PLL IC) /Timer/Counter 2 input		
P51 (PWM9) 	I/O (Output)	must be set to "1"	7-bit PWM outputs/External intrrupt input 0		
P71 (VD) P70 (HD)	i/O (Input)	2-bit input/output port with latch. When used as an input port, a vertical synchronous signal input, or a horizontal sychronous signal input, the latch must be set to "1"	Vertical synchronous signal input Horizontal synchronous signal input		
P67 (Y/BL) P66 (B) P65 (G) P64 (R)	I/O (Output)	8-bit programable input/output port (P67 to P64: tri-state, P63 to P60: High current output). Each bit of this port can be individually as an input or an output under software control. During reset, all bits are configured as inputs. When P67 to P64 port used as port	R, G, B, Y/BL output		
P63 (RIN/FIELD) P62 (GIN) P61 (BIN) P60 (Y/BLIN)	I/O	output, bits 7 to 4 of address 0F91 _H must be set to "1". When P63 to P60 port used as RiN/FIELD, GIN, BIN, Y/BLIN_input, these ports must be as inputs.	G, B, Y/BL input		
OSC1, OSC2 XIN, XOUT	Input, Output	Resonator connecting pin of on-screen display circuit. Resonator connecting pin (High frequency) For input external clock, XIN is used and XOUT is opened			
RESET	1/0	Reset signal input or watchdog timer output/address-trap-reset output/system-clock-reset output			
TEST	Input	Test pin for out-going test. Be tied to low			
VDD, VSS	Power Supply	+ 5V, 0V (GND)			

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87C833/C33/H33. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR / DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Map

1.2 Program Memory (ROM)

The 87C833/C33/H33 has an 8K/12K/16Kbytes (addresses E000_H/D000_H/C000_H-FFFF_H) of program memory (mask programmed ROM).

Addresses FF00H-FFFFH in the program memory can also be used for special purposes.

- (1) Interrupt / Reset vector table (addresses FFEO_H-FFFF_H)

 This table consists of a reset vector and 15 interrupt vectors (2 bytes/vector). These vectors store a reset start address and 15 interrupt service routine entry addresses.
- (2) Vector table for vector call instructions (addresses FFC0_H-FFDF_H)
 This table stores call vectors (subroutine entry address, 2 bytes/vector) for the vector call instructions
 [CALLV n]. There are 16 vectors. The CALLV instruction increases memory efficiency when utilized for frequently used subroutine calls (called from 3 or more locations).
- (3) Entry area (addresses FF00_H-FFFF_H) for page call instructions

 This is the subroutine entry address area for the page call instructions [CALLP n]. Addresses FF00_H-FFBF_H are normally used because address FFC0_H-FFFF_H are used for the vector tables.

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the current contents of the program counter (PC). There are relative jump and absolute jump instructions. The concepts of page or bank boundaries are not used in the program memory concerning any jump instruction.

Example. The relationship between the jump instructions and the PC.

- ① 5-bit PC-relative jump [JRS cc, \$+2+d] E8C4H: JRS T, \$+2+08H When JF = 1, the jump is made to E8CE_H, which is 08_H added to the contents of the PC. (The PC contains the address of the instruction being executed + 2; therefore, in this case, the PC contents are E8C4_H + 2 = E8C6_H.)
- ② 8-bit PC-relative jump [JR cc, \$+2+d] E8C4H: JR Z, \$+2+80H When ZF = 1, the jump is made to E846H, which is FF80H (-128) added to the current contents of the PC.
- ③ 16-bit absolute jump [JP a] E8C4H: JP 0C235H An unconditional jump is made to address C235H. The absolute jump instruction can jump anywhere within the entire 64K-byte space.




Figure 1-2. Program Memory Map

In the TLCS-870 Series, the same instruction used to access the data memory (e.g. [LD A, (HL)]) is also used to read out fixed data (ROM data) stored in the program memory. The register-offset PC-relative addressing (PC + A) instructions can also be used, and the code conversion, table look-up and n-way multiple jump processing can easily be programmed.

Example 1 : Loads the ROM contents at the address specified by the HL register pair

contents into the accumulator (HL≥ C000_H for 87CH33):

O A, (HL) ; A←ROM (HL)

Example 2 : Converts BCD to 7-segment code (common anode LED). When $A = 05_H$, 92_H is

output to port P5 after executing the following program:

ADD A, TABLE - \$ - 4 ; P5 ← ROM (TABLE + A)

LD (P5), (PC + A)

JRS T, SNEXT ; Jump to SNEXT

OCOH, OF9H, OA4H, OBOH, 99H, 92H, 82H, OD8H, 80H, 98H

TABLE : SNEXT : DB

Notes: "\$" is a header address of ADD instruction.

DB is a byte data difinition instruction.

Example 3: N-way multiple jump in accordance with the contents of

accumulator ($0 \le A \le 3$):

SHLC A ; if $A = 00_H$ then $PC \leftarrow C234_H$ JP (PC + A) if $A = 01_H$ then $PC \leftarrow C378_H$

if $A = 01_H$ then $PC \leftarrow C3/8_H$ if $A = 02_H$ then $PC \leftarrow DA37_H$ if $A = 03_H$ then $PC \leftarrow E180_H$

0C234H, 0C378H, 0DA37H, 0E1B0H

Note: DW is a word data definition instruction.

DW

SHLC A - JP (PC+A) 34 - C2 78 - C3 37 - DA - B0 - E1

1.3 Program Counter (PC)

The program counter (PC) is a 16-bit register which indicates the program memory address where the instruction to be executed next is stored. After reset, the user defined reset vector stored in the vector table (addresses FFFFH and FFFEH) is loaded into the PC; therefore, program execution is possible from any desired address. For example, when COH and 3EH are stored at addresses FFFFH and FFFEH, respectively, the execution starts from address CO3EH after reset.

The TLCS-870 Series utilizes pipelined processing (instruction pre-fetch); therefore, the PC always indicates 2 addresses in advance. For example, while a 1-byte instruction stored at address C123_H is being executed, the PC contains C125_H.




Figure 1-3. Program Counter

1.4 Data Memory (RAM)

The 87C833/C33/H33 has a 1K bytes (addresses 0040_{H} - $043F_{H}$) of data memory (static RAM). Figure 1-4 shows the data memory map.

Addresses 0000_H-00FF_H are used as a direct addressing area to enhance instructions which utilize this addressing mode; therefore, addresses 0040_H-00FF_H in the data memory can also be used for user flags or user counters. General-purpose register banks (8 registers × 16 banks) are also assigned to the 128 bytes of addresses 0040_H-00BF_H. Access as data memory is still possible even when being used for registers. For example, when the contents of the data memory at address 0040_H is read out, the contents of the accumulator in the bank 0 are also read out. The stack can be located anywhere within the data memory except the register bank area. The stack depth is limited only by the free data memory size. For more details on the stack, see section "1.7 Stack and Stack Pointer".

The TLCS-870 Series cannot execute programs placed in the data memory. When the program counter indicates a data memory address, a bus error occurs and an address-trap-reset applies. The $\overline{\text{RESET}}$ pin goes low during the address-trap-reset.

Example 1: If bit 2 at data memory address 00C0_H is "1", 00_H is written to data memory at address 00E3_H; otherwise, FF_H is written to the data memory at address 00E3_H:

TEST (00C0H).2 ; if $(00C0_{H})_{2} = 0$ then jump

JRS T,SZERO

CLR (00E3H) ; (00E3H) \leftarrow 00H

JRS T,SNEXT

SZERO: LD (00E3H), 0FFH ; (00E3H) \leftarrow FFH

SNEXT:

Example 2: Increments the contents of data memory at address 00F5_H, and clears to 00_H when 10_H is exceeded:

INC (00F5H)

; $(00F5_H) \leftarrow (00F5_H) + 1$

AND

(00F5H), 0FH

; $(00F5_{H})$ ← $(00F5_{H})_{\wedge}0F_{H}$

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine.

Note: The general-purpuse registers are mapped in the RAM; therefore, do not clear RAM at the current bank addresses.

Example : Clears RAM to "00H" except the bank 0:

LD HL, 0048H

; Sets start address to HL register pair

LD A, H

; Sets initial data (00_H) to A register

LD BC, 03F7H

; Sets number of byte to BC register pair

SRAMCLR: LD (HL+), A

DEC 8C

JRS F, SRAMCLR




Figure 1-4. Data Memory Map

1.5 General-purpose Register Banks

General-purpose registers are mapped into addresses 0040_H-00BF_H in the data memory as shown in Figure 1-5. There are 16 register banks, and each bank contains eight 8-bit registers W, A, B, C, D, E, H, and L. Figure 1-6 shows the general-purpose register bank configuration.




Figure 1-5. General-purpose Register Banks

In addition to access in 8-bit units, the registers can also be accessed in 16-bit units as the register pairs WA, BC, DE, and HL. Besides its function as a general-purpose register, the register also has the following functions:

(1) A, WA

The A register functions as an 8-bit accumulator and WA the register pair functions as a 16-bit accumulator (W is high byte and A is low byte). Registers other than A can also be used as accumulators for 8-bit operations.

```
Examples: ① ADD A, B ; Adds B contents to A contents and stores the result into A.

SUB WA, 1234H ; Subtracts 1234<sub>H</sub> from WA contents and stores the result into WA.

SUB E, A ; Subtracts A contents from E contents, and stores the result into E.
```

(2) HL, DE

The HL and DE specify a memory address. The HL register pair functions as data pointer (HL) / index register (HL + d) / base register (HL + C), and the DE register pair function as a data pointer (DE). The HL also has an auto-post- increment and auto-pre-decrement functions. This function simplifies multiple digit data processing, software LIFO (last-in first-out) processing, etc.

Example 1 :	1	LD	A, (HL)	;	Loads the memory contents at the address specified by HL into A.
	②	LD	A, (HL + 52H)	;	Loads the memory contents at the address specified by the value
					obtained by adding 52 _H to HL contents into A.
	3	LD	A, (HL + C)	;	Loads the memory contents at the address specified by the value
					obtained by adding the register C contents to HL contents into A.
	4	LD	A, (HL+)	;	Loads the memory contents at the address specified by HL into A.
					Then increments HL.
	\$	LD	A, (– HL)	;	Decrements HL. Then loads the memory contents at the address
					specified by new HL into A.

The TLCS-870 Series can transfer data directly memory to memory, and operate directly between memory data and memory data. This facilitates the programming of block processing.

Example 2: Block transfer

```
LD
                     B, n-1
                                       ; Sets (number of bytes to transfer) - 1 to B
           LD
                     HL, DSTA
                                       ; Sets destination address to HL
           LD
                     DE, SRCA
                                       ; Sets source address to DE
SLOOP:
           LD
                    (HL), (DE)
                                         (HL) ← (DE)
           INC
                     HL
                                       ; HL ← HL + 1
           INC
                     DE
                                       ; DE← DE + 1
           DEC
                                       ; B ← B – 1
                     В
           JRS
                    F. SLOOP
                                       ; if B \ge 0 then loop
```

(3) B, C, BC

Registers B and C can be used as 8-bit buffers or counters, and the BC register pair can be used as a 16-bit buffer or counter. The C register functions as an offset register for register-offset index addressing (refer to example 1 ③ above) and as a divisor register for the division instruction [DIV gg, C].

```
Example 1: Repeat processing
```

```
LD B, n ; Sets n as the number of repetitions to B

SREPEAT: processing (n + 1 times processing)

DEC B

JRS F, SREPEAT
```

Example 2 : Unsigned integer division (16-bit ÷ 8-bit)

DIV WA, C ; Divides the WA contents by the C contents, places the

quotient in A and the remainder in W.

The general-purpose register banks are selected by the 4-bit register bank selector (RBS). During reset, the RBS is initialized to "0". The bank selected by the RBS is called the current bank.

Together with the flag, the RBS is assigned to address 003F_H in the SFR as the program status word (PSW). There are 3 instructions [LD RBS, n], [PUSH PSW] and [POP PSW] to access the PSW. The PSW can be also operated by the memory access instruction.

Example 1: Incrementing the RBS

INC (003FH) ; RBS ← RBS + 1

Example 2: Reading the RBS

LD A, (003FH) ; $A \leftarrow PSW (A_{3-0} \leftarrow RBS, A_{7-4} \leftarrow Flags)$

Highly efficient programming and high-speed task switching are possible by using bank changeover to save registers during interrupt and to transfer parameters during subroutine processing.

During interrupt, the PSW is automatically saved onto the stack. The bank used before the interrupt was accepted is restored automatically by executing an interrupt return instruction [RETI]/[RETN]; therefore, there is no need for the RBS save/restore software processing.

The TLCS-870 Series supports a maximum of 15 interrupt sources. One bank is assigned to the main program, and one bank can be assigned to each source. Also, to increase the efficiency of data memory usage, assign the same bank to interrupt sources which are not nested.

Example: Saving /restoring registers during interrupt task using bank changeover.

PINT1: LD RBS, n ; RBS ← n (Bank changeover)

Interrupt processing

RETI ; Maskable interrupt return (Bank restoring)

1.6 Program Status Word (PSW)

The program status word (PSW) consists of a register bank selector (RBS) and four flags, and the PSW is assigned to address 003F_H in the SFR.

The RBS can be read and written using the memory access instruction (e. g. [LD A, (003FH)], [LD (003FH), A], Kowever the flags can only be read. When writing to the PSW, the change specified by the instruction is made without writing data to the flags. For example, when the instruction [LD (003FH), 05H] is executed, "5" is written to the RBS and the JF is set to "1", but the other flags are not affected. [PUSH PSW] and [POP PSW] are PSW access instructions.

1.6.1 Register Bank Selector (RBS)

The register bank selector (RBS) is a 4-bit register used to select general-purpose register banks. For example, when RBS = 2, bank 2 is currently selected. During reset, the RBS is initialized to "0".




Figure 1-6. PSW (Flags, RBS) Configuration

1.6.2 Flags

The flags are configured with the upper 4 bits: a zero flag, a carry flag, a half carry flag and a jump status flag. The flags are set or cleared under conditions specified by the instruction. These flags except the half carry flag are used as jump condition "cc" for conditional jump instructions [JR cc, +2+d]/[JRS cc, +2+d]. After reset, the jump status flag is initialized to "1", other flags are not affected.

(1) Zero flag (ZF)

The ZF is set to "1" if the operation result or the transfer data is 00_H (for 8-bit operations and data transfers)/ 0000_H (for 16-bit operations); otherwise the ZF is cleared to "0".

During the bit manipulation instructions [SET, CLR, and CPL], the ZF is set to "1" if the contents of the specified bit is "0"; otherwise the ZF is cleared to "0".

This flag is set to "1" when the upper 8 bits of the product are 00_H during the multiplication instruction [MUL], and when 00_H for the remainder during the division instruction [DIV]; otherwise it is cleared to "0".

(2) Carry flag (CF)

The CF is set to "1" when a carry out of the MSB (most significant bit) of the result occurred during addition or when a borrow into the MSB of the result occurred during subtraction; otherwise the CF is cleared to "0". During division, this flag is set to "1" when the divisor is 00_H (divided by zero error), or when the quotient is 100_H or higher (quotient overflow error); otherwise it is cleared. The CF is also affected during the shift/rotate instructions [SHLC, SHRC, ROLC, and RORC]. The data shifted out from a register is set to the CF.

This flag is also a 1-bit register (a boolean accumulator) for the bit manipulation instructions. Set/clear/complement are possible with the CF manipulation instructions.

Example 1: Bit manipulation

LD CF, (0007H) .5 ; $(0001_{\text{H}})_2 \leftarrow (0007_{\text{H}})_5 \forall (009A_{\text{H}})_0$

XOR CF, (009AH) . 0 LD (0001H) . 2, CF

Example 2: Arithmetic right shift

LD CF, A.7 ; A←A/2 RORC A

(3) Half carry flag (HF)

The HF is set to "1" when a carry occurred between bits 3 and 4 of the operation result during an 8-bit addition, or when a borrow occurred from bit 4 into bit 3 of the result during an 8-bit subtraction; otherwise the HF is cleared to "0". This flag is useful in the decimal adjustment for BCD operations (adjustments using the [DAA r], or [DAS r] instructions).

Downloaded from **Elcodis.com** electronic components distributor

Example: BCD operation

(The A becomes 47_H after executing the following program when A = 19_H , B = 28_H)

ADD A, B

; $A \leftarrow 41_H$, $HF \leftarrow 1$, $CF \leftarrow 0$

DAA A

; $A \leftarrow 41_H + 06_H = 47_H$ (decimal-adjust)

(4) Jump status flag (JF)

Zero or carry information is set to the JF after operation (e.g. INC, ADD, CMP, TEST).

The JF provides the jump condition for conditional jump instructions [JRS T/F, \$+2+d], [JR T/F, \$+2+d] (T or F is a condition code). Jump is performed if the JF is "1" for a true condition (T), or the JF is "0" for a false condition (F).

The JF is set to "1" after executing the load/exchange/swap/nibble rotate/jump instruction, so that [JRS T, \$ + 2 + d] and [JR T, \$ + 2 + d] can be regarded as an unconditional jump instruction.

Example: Jump status flag and conditional jump instruction

JRS T, SLABLE1

; Jump when a carry is caused by the immediately $% \left\{ \left(1\right) \right\} =\left\{ \left($

preceding operation instruction.

LD A, (HL)

JRS T, SLABLE2 ; JF is set to "1" by the immediately preceding

instruction, making it an unconditional jump

instruction.

Example: The accumulator and flags become as shown below after executing the following instructions when the WA register pair, the HL register pair, the data memory at address 00C5_H, the carry flag and the half carry flag contents being "219A_H", "00C5_H", "D7_H", "1" and "0", respectively.

Ins	truction	Acc. after	Flag after execution				
	a dealori	execution	JF	ZF	CF	HF	
ADDC	A, (HL)	72	1	0	1	1	
SUBB	A, (HL)	C2	1	0	1	. 0	
СМР	A, (HL)	· 9A	0	0	. 1	. 0	
AND	A, (HL)	92	0	0	1	. 0	
LD	A, (HL)	D7	1	0	1	: 0	
ADD	А, 66Н	00	1	1	1	. 1	

Instruction	Acc. after	Flag after execution				
mistraction	execution	JF	ZF	CF HF		
INC A	9B	0	0	1 0		
ROLC A	35	1	0	1 0		
RORC A	CD	0	. 0	0 , 0		
ADD WA, 0F508H	16A2	1	. 0	1 . 0		
MUL W, A	13DA	0	0	1 0		
SET A.5	BA	1	: 1	: : 1 · 0		

1.7 Stack and Stack Pointer

1.7.1 Stack

The stack provides the area in which the return address or status, etc. are saved before a jump is performed to the processing routine during the execution of a subroutine call instruction or the acceptance of an interrupt. On a subroutine call instruction [CALL a] / [CALLP n] / [CALLV n], the contents of the PC (the return address) is saved; on an interrupt acceptance, the contents of the PC and the PSW are saved (the PSW is pushed first, followed by PC_H and PC_L). Therefore, a subroutine call occupies two bytes on the stack; an interrupt occupies three bytes.

When returning from the processing routine, executing a subroutine return instruction [RET] restores the contents to the PC from the stack; executing an interrupt return instruction [RETI] / [RETN] restores the contents to the PC and the PSW (the PC_L is popped first, followed by PC_H and PSW).

The stack can be located anywhere within the data memory space except the register bank area, therefore the stack depth is limited only by the free data memory size.

1.7.2 Stack Pointer (SP)

The stack pointer (SP) is a 16-bit register containing the address of the next free locations on the stack.

The SP is post-decremented when a subroutine call or a push instruction is executed, or when an interrupt is accepted; and the SP is pre-incremented when a return or a pop instruction is executed. Figure 1-8 shows the stacking order.




Figure 1-7. Stack Pointer

The SP is not initialized hardware-wise but requires initialization by an initialize routine (sets the highest stack address). [LD SP, mn], [LD SP, gg] and [LD gg, SP] are the SP access instructions (mn; 16-bit immediate data, gg; register pair).

Example 1: To initialize the SP

LD SP, 043FH ; SP←043F_H

Example 2: To read the SP

O HL, SP ; HL←SP




Figure 1-8. Stack

1.8 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.




Figure 1-9. System Clock Controller

Downloaded from **Elcodis.com** electronic components distributor

1.8.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains a oscillation circuit for the high-frequency clock.

The high-frequency (fc) clock can be easily obtained by connecting a resonator between the XIN/XOUT pins, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN pin with the XOUT pin not connected. The 87C833/C33/H33 is not provided an RC oscillation.




Figure 1-10. Examples of Resonator Connection

Note: Accurate Adjustment of the Oscillation Frequency:

Although no hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by providing a program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

1.8.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions:

- ① Generation of main system clock
- ② Generation of source clocks for time base timer
- ③ Generation of source clocks for watchdog timer
- Generation of internal source clocks for timer/counters TC1 TC4
- ⑤ Generation of warm-up clocks for releasing STOP mode
- 6 Generation of a clock for releasing reset output

(1) Configuration of Timing Generator

The timing generator consists of a 21-stage divider with a divided-by-4 prescaler, a main system clock generator, and machine cycle counters, shown in Figure 1-11 as follows. During reset and upon releasing STOP mode, the divider is cleared to "0", however, the prescaler is not cleared.




Figure 1-11. Configuration of Timing Generator

(2) Machine Cycle

Instruction execution and peripherals operation are synchronized with the main system clock. The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870 Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution. A machine cycle consists of 4 states (\$0 - \$3\$), and each state consists of one main system clock.




Figure 1-12. Machine Cycle

1.8.3 Stand-by Controller

The stand-by controller starts and stops the oscillation circuit for the high-frequency clock. Operating modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1-13 shows the operating mode transition diagram and Figure 1-14 shows the system control registers. Either the single-clock or the dual-clock mode can be selected by an option during reset.

(1) Operating mode

① NORMAL mode

In this mode, both the CPU core and on-chip peripherals operate.

② IDLE mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active. IDLE mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE mode is released to NORMAL mode by an interrupt request from on-chip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the next instruction which follows IDLE mode start instruction.

③ STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode. The output status of all output ports can be set to either output hold or high-impedance under software control.

STOP mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP mode is released by an input (either level-sensitive or edge-sensitive can be programmably selected) to the STOP pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.




Figure 1-13. Operating Mode Transition Diagram

TOSHIBA




Figure 1-14. System Control Registers

1.8.4 Operating Mode Control

(1) STOP mode

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillation is turned off, and all internal operations are halted.
- ② The data memory, registers and port output latches are all held in the status in effect before STOP mode was entered. The port output can be select either output hold or high-impedance by setting OUTEN (bit 4 in SYSCR1).
- 3 The divider of the timing generator is cleared to "0".
- The program counter holds the address of the instruction following the instruction which started STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back-up when the main power supply is cut off and for long term battery back-up. When the STOP pin input is high, executing an instruction which starts the STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following one method can be used for confirmation:

Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example: Starting STOP mode with an INT5 interrupt.

RETI

PINT5 : TEST (P2).0 ; To reject noise, STOP mode does not start if JRS F, SINT5 port P20 is at high

LD (SYSCR1), 01010000B ; Sets up the level-sensitive release mode.

SET (SYSCR1).7 ; Starts STOP mode

LDW (IL) 111001110101111B ; IL12, 11, 7, 5, 3 ← 0 (clears interrupt latchs)




Figure 1-15. Level-sensitive Release Mode

Note1: After warming up is started, when STOP pin input is changed "L" level, STOP mode is not placed.

Note2: When changing to the level-sensitive release mode from the edge-sensitive release mode, the release mode is not switched until a rising edge of the STOP pin input is detected.

SINT5:

b. Edge-sensitive release mode (RELM = 0)

In this mode, STOP mode is released by a rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin.

In the edge-sensitive release mode, STOP mode is started even when the STOP pin input is high.

Example: Starting STOP mode operation in the edge-sensitive release mode

 LD
 (SYSCR1),00000000B
 ;
 OUTEN←0 (specifies high-impedance)

 DI
 ;
 IMF←0 (disables interrupt service)

 SET
 (SYSCR1).STOP
 ;
 STOP←1 (activates stop mode)

LDW (IL),1110011101010111B ; IL12,11,7,5,3←0 (clears interrupt latches)

EI ; IMF←1 (enables interrupt service)




Figure 1-16. Edge-sensitive Release Mode

STOP mode is released by the following sequence:


- ① The high-frequency clock oscillator is turned on.
- ② A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

WUT	At fc = 4.194304MHz	At fc = 8MHz
3×2 ¹⁹ /fc [s]	375 [ms]	196.6 [ms]
219 / fc	125	65.5

Table 1-1. Warming-up Time example

Note: The warming-up time is obtained by dividing the basic clock by the divider: therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value.

STOP mode can also be released by setting the RESET pin low, which immediately performs the normal reset operation.



Note: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing the STOP mode. The RESET pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hysteresis input).

(2) IDLE mode

IDLE mode is controlled by the system control register 2 and maskable interrupts. The following status is maintained during IDLE mode.

- ① Operation of the CPU and watchdog timer is halted. On-chip peripherals continue to operate.
- ② The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- ③ The program counter holds the address of the instruction following the instruction which started IDLE mode.

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns to NORMAL mode.

a. Normal release mode (IMF = "0")

IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF). Execution resumes with the instruction following the IDLE mode start instruction (e.g. [SET (SYSCR2).4]). Normally, IL (Interrupt Latch) of interrupt source to release IDEL mode must be cleared by load instructions.





Figure 1-18. IDLE Mode

b. Interrupt release mode (IMF = "1")

IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF). After the interrupt is processed, the execution resumes from the instruction following the instruction which started IDLE mode.

IDLE mode can also be released by setting the $\overline{\text{RESET}}$ pin low, which immediately performs the reset operation. After reset, the 87C833/C33/H33 are placed in NORMAL mode.

Note: When a watchdog timer interrupt is generated immediately before IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.



1.9 Interrupt Controller

The 87C833/C33/H33 has a total of 14 interrupt sources: 5 externals and 9 internals. Nested interrupt control with priorities is also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by the program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1-20 shows the interrupt controller.

		Interrupt Source	Enable Condition	Interrupt Latch	Vector Table Address	Priority
Internal/ External	(Reset)		Non-Maskable	_	FFFE _H	High 0
Internal	INTSW	(Software interrupt)	Pseudo		FFFC _H	1
Internal	INTWDT	(Watchdog Timer interrupt)	non-maskable	IL ₂	FFFA _H	2
External	INTO	(External interrupt 0)	IMF = 1, INT0EN = 1	IL ₃	FFF8 _H	3
Internal	INTTC1	(16-bit TC1 interrupt)	IMF - EF ₄ = 1	IL ₄	FFF6 _H	4
Internal	INTOSD	(OSD interrupt)	IMF • EF ₅ = 1	IL ₅	FFF4 _H	5
Internal	INTTBT	(Time Base Timer Interrupt)	$IMF \cdot EF_6 = 1$	IL ₆	FFF2 _H	6
External	INT2	(External interrupt 2)	IMF - EF ₇ = 1	IL ₇	FFF0 _H	7
Internal	INTTC3	(8-bit TC3 interrupt)	IMF · EF ₈ = 1	IL ₈	FFEE _H	8
Internal	INTSBI	(Serial bus Interface interrupt)	IMF · EF ₉ = 1	IL9	FFECH	9
Internal	INTTC4	(8-bit TC4 interrupt)	IMF • EF ₁₀ = 1	IL ₁₀	FFEA _H	10
External	INT3	(External interrupt 3)	IMF · EF ₁₁ = 1	IL ₁₁	FFE8 _H	11
External	INT4	(External interrupt 4)	IMF · EF ₁₂ = 1	IL ₁₂	FFE6 _H	12
	reserved		IMF · EF ₁₃ = 1	IL ₁₃	FFE4 _H	13
Internal	INTTC2	(16-bit TC2 interrupt)	IMF · EF ₁₄ = 1	1L ₁₄	FFE2 _H	14
External	INT5	(External interrupt 5)	IMF · EF ₁₅ = 1	IL ₁₅	FFEO _H	Low 15

Table 1-2. Interrupt Sources

(1) Interrupt Latches (IL 15~2)

Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset

The interrupt latches are assigned to addresses $003C_H$ and $003D_H$ in the SFR. Each latch can be cleared to "0" individually by an instruction; however, the read-modify-write instruction such as bit manipulation or operation instructions cannot be used (Do not clear the IL2 for a watch dog timer interrupt to "0"). Thus, interrupt requests can be cancelled and initialized by the program. Note that interrupt latches cannot be set to "1" by any instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt requests by software is possible.

Example 1: Clears interrupt latches

LDW (IL), 1110101010111111B ; IL-

; IL₁₂, IL₁₀, IL₈, IL₆←0




Figure 1-20. Interrupt Controller Block Diagram

Example 2 : Reads interrupt latches $LD \qquad WA, \ (IL) \qquad ; \ W \leftarrow IL_H, \ A \leftarrow IL_L$ Example 3: Tests an interrupt latch $TEST \qquad (ILH).4 \qquad ; \ if \ IL_{12} = 1 \ then \ jump$

JR F, SSET

(2) Interrupt Enable Register (EIR)

The interrupt enable registers (EIR) enable and disable the acceptance of interrupts, except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the pseudo non-maskable interrupts cannot be nested more than once at the same time. For example, the watchdog timer interrupt is not accepted during the software interrupt service.

The EIR consists of an interrupt master enable flag (IMF) and individual interrupt enable flags (EF). These registers are assigned to addresses 003A_H and 003B_H in the SFR, and can be read and written by an instruction (including read-modify-write instructions such as bit manipulation instructions).

① Interrupt Master enable Flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all interrupts, except for pseudo non-maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts. When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that the IMF remains "0" when cleared by the interrupt service program.

The IMF is assigned to bit 0 at address 003A_H in the SFR, and can be read and written by an instruction. The IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

② Individual interrupt Enable Flags (EF₁₅~EF₄)

These flags enable and disable the acceptance of individual maskable interrupts. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance.

Example 1: Sets EF for individual interrupt enable, and sets IMF to "1".

LDW (EIR), 1110100000000001B ; EF₁₅~EF₁₃, EF₁₁, IMF←1

Example 2 : Sets an individual interrupt enable flag to "1".

SET (EIRH).4 ; $EF_{12} \leftarrow 1$




Figure 1-21. Interrupt Latch (IL) and Interrupt Enable Register (EIR)

1.9.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at fc = 8MHz in NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts).

(1) Interrupt acceptance processing is as follows:

- ① The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- ② The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- 3 The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack. The stack pointer is decremented 3 times.
- The entry address of the interrupt service program is read from the vector table address, and the entry address is loaded to the program counter.
- (5) The instruction stored at the entry address of the interrupt service program is executed.





Figure 1-22. Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program.



A maskable interrupt is not accepted until the IMF is set to "1" even if a maskable interrupt of higher priority than that of the current interrupt being serviced.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

Downloaded from **Elcodis.com** electronic components distributor

(2) Saving / Restoring General-purpose Register

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers:

① General-purpose register save/restore by register bank changeover:
General-purpose registers can be saved at high-speed by switching to a register bank that is
not in use. Normally, bank 0 is used for the main task and banks 1 to 15 are assigned to
interrupt service tasks. To increase the efficiency of data memory utilization, the same bank
is assigned for interrupt sources which are not nested.

The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.

Example: Register Bank Changeover

PINTxx: LD RBS, n

Interrupt processing RETI

; Switches to bank n (1 µs at 8MHz)

; Restores bank and Returns





Figure 1-23. Saving/Restoring General-purpose Registers

② General-purpose register save/restore using push and pop instructions:

To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved/restored using push/pop instructions.



③ General-purpose registers save/restore using data transfer instructions: Data transfer instructions can be used to save only a specific general-purpose register during processing of a single interrupt.

Example: Saving/restoring a register using data transfer instructions

PINTxx: LD

LD (GSAVA), A

; Save A register

interrupt processing .

LD A, (GSAVA)

; Restore A register

RETI ; Return

(3) The interrupt return instructions [RETI] / [RETN] perform the following operations.

	[RETI] Maskable interrupt return		[RETN] Non-maskable interrupt return
1	The contents of the program counter and the program status word are restored from the stack.	1	The contents of the program counter and program status word are restored from the stack.
Ø	The stack pointer is incremented 3 times.	2	The stack pointer is incremented 3 times
3	The interrupt master enable flag is set to "1".	3	The interrupt master enable flag is set to "1" only when a non-maskable interrupt is accepted in interrupt enable status. However, the interrupt master enable flag remains at "0" when so clear by an interrupt service program.

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.9.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction. Thus, the [SWI] instruction behaves like the [NOP] instruction.

Note: At the development tool, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will generate a software interrupt as a software brake.

Use the [SWI] instruction only for detection of the address error or for debugging.

Address Error Detection

 FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. the address trap reset is generated in case that an instruction fetch from a port of RAM area or SER area .

Note: The fetch data from addresses 7F80_H to 7FFF_H (test ROM area) is not "FF_H".

② Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.9.3 External Interrup

The 87C833/C33/H33 have five external interrupt inputs (INTO, INT2, INT3, INT4, and INT5). Three of these are equipped with digital noise reject circuits (pulse inputs of less than a certain time are eliminated as noise). Edge selection is also possible with INT2, INT3 and INT4.

The INTO/P50 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise reject control and $\overline{\text{INTO}}/\text{P50}$ pin function selection are performed by the external interrupt control register (EINTCR). When INTOEN = 0, the IL₃ will not be set even if the falling edge of $\overline{\text{INTO}}$ pin input is detected.

Edge selection and noise rejection control for INT3 pin input are performed by the Remote control signal processor control registers (refer to the selection of the Remote control signal processer.)

Source	Pin	Secondary function pin	Enable conditions	Edge	Digital noise reject
INTO	INTO	P50/PWM8	IMF = 1, INTOEN = 1	falling edge	— (hysteresis input)
INT2	INT2	P53/TC1	IMF · EF ₇ = 1	falling edge	Pulses of less than 7/fc [s] are
INT3	INT3	P30/RX1N	IMF · EF ₁₁ = 1	or	eliminated as noise. Pulses of 24/fc [s]
INT4	INT4	P36/SO	IMF · EF ₁₂ = 1	risıng edge	or more are considered to be signals.
INT5	INT5	P20/STOP	IMF · EF · = 1	falling edge	(hysteresis input)

Note 1: The noise reject function is also affected for timer/counter input (TC1 and TC3 pins).

Note 2: The pulse width (both "H" and "L" level) for input to the INTO and INT5 pins must be over 1 machine cycle.



Note 3: If a noiseless signal is input to the external interrupt pin in the NORMAL 1/2 or IDLE 1/2 mode, the maximum time from the edge of input signal until the IL is set is as follows:

① INT1 pin 49/fc [s] (INT1NC = 1), 193/fc [s] (INT1NC = 0)

② INT2, INT4 pins 25/fc [s]

Table 1-3. External Interrupts




Figure 1-24. External Interrupt Control Register

1.10 Watchdog Timer (WDT)

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either as a reset output or a non-maskable interrupt request. However, selection is possible only once after reset. At first, the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

1.10.1 Watchdog Timer Configuration




Figure 1-25. Watchdog Timer Configuration

1.10.2 Watchdog Timer Control

Figure 1-26 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

(1) Malfunction detection methods using the watchdog timer


The CPU malfunction is detected as follows:

- ① Setting the detection time, selecting output, and clearing the binary counter.
- Repeatedly clearing the binary counter within the setting detection time.

If a CPU malfunction occurs for any cause, the watchdog timer output will become active on the rise of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT = 1 a reset is generated, which drives the $\overline{\text{RESET}}$ pin low to reset the internal hardware and the external circuits. When WDTOUT = 0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in STOP mode (including warm-up) or IDLE mode, and automatically restarts (continues counting) when STOP/IDLE mode is released.

Example: Sets the watchdog timer detection time to 221/fc [s] and resets the CPU malfunction.






Figure 1-26. Watchdog Timer Control Registers

(2) Watchdog Timer Enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

```
Example : Enables watchdog timer

LD (WDTCR1), 00001000B ; WDTEN←1
```

(3) Watchdog Timer Disable

The watchdog timer is disabled by writing the disable code (B1_H) to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0". The watchdog timer is halted temporarily in STOP mode (including warm-up) and IDLE mode, and restarts automatically after STOP or IDLE mode is released.

During disabling the watchdog timer, the binary counters are cleared to "0".

```
Example : Disables watchdog timer

LDW (WDTCR1) , 08101H ; WDTEN←0, WDTCR2←disable code
```

1.10.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous non-maskable interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example: Watchdog timer interrupt setting up.

LD SP, 043FH ; Sets the stack pointer

LD (WDTCR1), 00001000B ; WDTOUT←0

1.10.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drives the \overline{RESET} pin (sink open drain output) low to reset the internal hardware and the external circuits. The reset output time is 2^{20} /fc [s] (131ms at fc = 8MHz)




Figure 1-27. Watchdog Timer Interrupt / Reset

1.11 Reset Circuit

The TLCS-870 Series has four types of reset generation procedures: an external reset input, an address-trap-reset, a watchdog timer reset and a system-clock-reset. Table 1-4 shows on-chip hardware initialization by reset action. The internal source reset circuit (watchdog timer reset, address trap reset, and system clock reset) is not initialized when power is turned on. Thus, output from the RESET pin may go low (2²⁰/fc [s] (131ms at 8MHz) when power is turned on.

On-chip Hardware		Initial Value	On-chip Hardware	Initial Value
Program counter	(PC)	(FFFF _H) · (FFFE _H)	Divider of Timing generator	0
Register bank selector	(RBS)	0		
Jump status flag	(JF)	1	Watchdog timer	Enable
Interrupt master enable flag	(IMF)	0	Output latches of I/O ports	Refer to I/O port
Interrupt individual enable fla	gs (EF)	0		Refer to each of
Interrupt latches	(IL)	0	Control registers control i	

Table 1-4. Initializing Internal Status by Reset Action

1.11.1 External Reset Input

When the RESET pin is held at low for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the RESET pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFEH-FFFFH. The RESET pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor. A simple power-on-reset can be applied by connecting an external capacitor and a diode.




Figure 1-28. Simple Power-on-Reset Circuitry

1.11.2 Address-Trap-Reset

If a CPU malfunction occurs and an attempt is made to fetch an instruction form the RAM or the SFR area (addresses 0000_H - $043F_H$), and address-trap-reset will be generated. Then, the RESET pin output will go low. The reset time is $2^{20}/fc$ [s] (131ms at fc = 8MHz).




Figure 1-29. Address-Trap-Reset

1.11.3 Watchdog Timer Reset

Refer to Section "1.10 Watchdog Timer".

1.11.4 System-Clock-Reset

Clearing both bits 7 and 6 in SYSCR2 to "0" stops high-frequency oscillation, and causes the MCU to deadlock. This can be prevented by automatically generating a reset signal whenever (bit7 in SYSCR2) = (bit6 in SYSCR2) = 0 is detected to continue the oscillation. Then, the $\overline{\text{RESET}}$ pin output goes low from high-impedance. The reset time is 220/fc [s] (131ms at fc = 8MHz).

2. ON-CHIP PERIPHERALS FUNCTIONS

Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870 Series uses the memory mapped I/O system and all peripherals control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR). The SFR are mapped to addresses 0000H - 003FH, and the DBR to addresses 0F80H - 0FFFH. Figure 2-1 shows the list of the 87C833/C33/H33 SFRs and DBRs.




Figure 2-1. SFR & DBR

2.2 I/O Ports

The 87C833/C33/H33 has 6 parallel input/output ports (34pins) as follows:

	Primary Function	Secondary Functions
Port P2	1-bit I/O port	external interrupt input, and STOP mode release signal input
Port P3	7-bit I/O port	external interrupt input, remote control signal input, timer/counter input/output, and serial bus interface input/output, slicer interface input
Port P4	8-bit I/O port	pulse width modulation output
Port P5	8-bit I/O port	pulse width modulation output, pulse output, and comparator input, external interrupt input, timer/counter input
Port P6	R, G, B and Y/BL output from OSD circuitry, R.G.B and Y/BL input	8-bit I/O port
Port P7	2-bit I/O port	horizontal synchronous pulse input and vertical synchronous pulse input to OSD circuitry

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.




Figure 2-2. Input/Output Timing (Example)

When reading an I/O port except programmable I/O ports, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

- (1) Instructions that read the output latch contents
 - ① XCH r, (src)
- ⑤ LD
- (pp) . b, CF
- ② CLR/SET/CPL (src).b
- ⑥ ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), n
- CLR/SET/CPL (pp).gLD (src).b, CF
- ⑦ (src) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)
- (2) Instructions that read the pin input data
 - ① Instructions other than the above (1)
 - ② (HL) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

2.2.1 Port P2 (P20)

Port P2 is a 1-bit input/output port. It is also used as an external interrupt input, and a STOP mode release signal input. When used as an input port, or a secondary function pin, the output latch should be set to "1". During reset, the output latch is initialized to "1".

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the P20 output pulse.

When a read instruction for port P2 is executed, bits 7 to 1 in P2 are read in as undefined data.




Figure 2-3 Port P2

2.2.2 Port P3 (P36 - P30)

Port P3 is a 7-bit input/output port, and is also used as serial bus interface input/output, an exrernal interrupt input a timer/counter input, and Remote-control signal input, siler interface input. When used as an input port or a secondary function pin, the output latch should be set to "1". The output latches are initialized to "1" during reset.

Example 1: Outputs an immediate data 5A_H to port P3.

LD (P3), 5AH ; P3←5A_H

Example 2: Inverts the output of the lower 4bits (P33 - P30) in port P3.

XOR (P3), 00001111B ; P33~P30←P33~P30




Figure 2-4 Port P3

2.2.3 Port P4 (P47 - P40)

Port P4 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P4 input/output control register (P4CR). Port P4 is configured as an input if its corresponding P4CR bit is cleared to "0", and as an output if its corresponding P4CR bit is set to "1". During reset, P4CR is initialized to "0", which configures port P4 as an input. The P4 output latches are also initialized to "1".

Data is written into the output latch regardless of the Hi-Z control STOP P4CR contents. Therfore initial output data should be OUTEN written into the output latch before setting P4CR. Port P4CRi P4 is also used as a pulse iwdth modulation (PWM) Data input output. When used as a PWM output pin, the output pins should be set to the output mode and beforehand the output latch should be set to "1". Data output Input mode port is read the state of input pin. When input/output mode is used mixed, the contents of output output latch latch setting input mode may be changed by executing **PWM**i bit manipulation instructions. 0 Note: $i = 7 \sim 0$ P47 : P46 : P45 P44 P43 : P42 P41 : P40 (Initial value: 1111 1111) PWM7 PWM6 PWM5 PWM4 PWM3 PWM2 PWM1 PWM0 (0004_{H}) P4CR (Initial value: 0000 0000) $(000C_{H})$ write I/O control for port P4 0: input mode P4CR 1: output mode only

Figure 2-5. Ports P4 and P4CR

2.2.4 Port P5 (P57 - P50)

Port P5 is an 8-bit input/output port, and is also used as comparator input, a pulse output, external interrupt, timer/counter input/output, and a pulse width nodulation (PWM) output. When used as an input port or a secondary function pin, the output latch should be set to "1". The output latches are initialized to "1" during reset.

Example: Cleare of P53 pin ("L" output) CLR (P5).3 ; P53←0




Figure 2-6. Ports P5

2.2.5 Port P6 (P67 - P60)

Port P6 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input or output mode is selected by the corresponding bit in the input/output control register (P6CR). For example, port P6 is configured as an input if its corresponding P6CR bit is cleared to "0", and as an output if its corresponding bit is set to "1". During reset, P6CR is initialized to "0", which configures port P6 as an input.

Data is written into the output latch regardless of the P6CR contents. Therefore initial output data should be written into the output latch before setting P6CR.

Port P6 is used as an on screen display (OSD) output (R, G, B, and Y/BL signal). When used as an output pin, the output pins should be set to the output mode and beforehand the port P6 data selection register (P67S - P64S) should be set to "1".




Figure 2-7. Ports P6, P6CR, and P67S - P64S

Note : Input mode port is read the state of input pin. When input/output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions

Exsample: Set the Lower 4 bit in port P6 to the output port and set the other to the input port

LD (P6CR), 0FH ; P6CR ← 00001111B

2.2.6 Port P7 (P71~P70)

Port P7 is a 2-bit input /output port, and is also used as a vertical synchronous signal (VD) input and a horizontal synchronous signal (HD) input for the on screen display (OSD) circuitry.

The output latches, are initialized to "1" during reset. When used as an input port or a secondary function pin, the output latch should be set to "1".

When a read instruction for port P7 is executed, bits 7 to 2 in P7 are read in as undefined data.





Figure 2-8. Ports P7

2.3 Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT). The time base timer is controlled by a control register (TBTCR) shown in Figure 2-10.

An INTTBT is generated on the first rising edge of source clock (the divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period.

The interrupt frequency (TBTCK) must be selected with the time base timer disabled (When the time base timer is changed from enabling to disabling, the interrupt frequency can't be changed.) (both frequency selection and enabling can be performed simultaneously).



Example: Sets the time base timer frequency to fc/216 [Hz] and enables an INTTBT interrupt.

LD (TBTCR), 00001010B

SET (EIRL). 6




Figure 2-9. Time Base Timer


TBTEN	Time base timer enable/disable	0 : Disable 1 : Enable	İ
твтск	Time base timer interrupt frequency select	000 : fc/2 ²³ [Hz] (0.95 Hz at fc = 8MHz) 001 : fc/2 ²¹ (3.81 Hz at fc = 8MHz) 010 : fc/2 ¹⁶ (122.07 Hz at fc = 8MHz) 011 : fc/2 ¹⁴ (488.28 Hz at fc = 8MHz) 100 : fc/2 ¹³ (976.56 Hz at fc = 8MHz) 101 : fc/2 ¹² (1953.12 Hz at fc = 8MHz) 110 : fc/2 ¹¹ (3906.25 Hz at fc = 8MHz) 111 : fc/2 ⁹ (15625 Hz at fc = 8MHz)	write

Figure 2-10. Time Base Timer Control Register

2.4 16-bit Timer 1 (TC1)

The 87C833/C33/H33 has two 16-bit timers (TC1, TC2) and two multi-function 8-bit timer/counters (TC3, TC4).

2.4.1 Configuration



3-240

2.4.2 Control

The timer/counter 1 is controlled by a timer/counter 1 control register (TC1CR) and two 16-bit timer registers (TREG1A and TREG1B). Reset does not affect the TREG1A and TREG1B.




Figure 2-12. Timer Registers and TC1 Control Register

2.4.3 Function

Timer/counter 1 has five operating modes: timer, external trigger timer, event counter, window, pulse width measurement mode.

(1) Timer Mode

In this mode, counting up is performed using the internal clock. The contents of the timer register 1A (TREG1A) are compared with the contents of the up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counter is cleared. The current contents of the up-counter can be transferred to the timer register 1B (TREG1B) by setting SCAP1 (bit 6 in TC1CR) to "1" (software capture function).

Source clock	Resolution (At fc = 8MHz)	Maximum time setting (At fc = 8MHz)
fc / 2³ [Hz]	1 μ\$	65.535 ms
fc / 2 ⁷	16 µs	1.04856 s
fc/2 ¹¹	256 μs	16.77696 s

Table 2-1. Timer 1 Source Clock (Internal Clock)

Example 1: Sets the source clock to fc/27[Hz] and generates an interrupt 1 [s] later (at fc = 8MHz).

LD (TC1CR), 000001008 ; Sets the TC1 source clock

LDW (TREG1A), 0F424H ; Sets the timer register (1 s - fc/ 2^7 = F424_H)

SET (EIRL) EF4 ; Enables INTTC1 interrupt

EΙ

LD (TC1CR), 000101008 ; Starts TC1

Example 2 : Software capture

LD (TC1CR), 01010100B ; SCAP1←1 (Captures)
LD WA, (TREG1B) ; Reads captured value




Figure 2-13. Timer Mode Timing Chart

(2) External Trigger Timer mode

This is the timer mode to start counting up by the external trigger. The trigger is the edge of the TC1 pin input. Either rising or falling edge can be selected with INT2ES. Edge selection is the same as for the external interrupt input INT2 pin. Source clock is used an internal clock selected with the TC1CK. The contents of the TREG1A is compared with the contents of the up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

The TC1 pin input has the same noise rejection as the INT2 pin; therefore, pulses of 7/fc [s] or less are eliminated as noise. A pulse width of 24/fc [s] or more is required for edge detection in the NORMAL or IDEL mode.




Figure 2-14. External Trigger Timer Mode Timing Chart

(3) Event Counter Mode

In this mode, events are counted at the edge of the TC1 pin input. Either rising or falling edge can be selected with INT2ES in EINTCR. The contents of the TREG1A are compared with the contents of the up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. The maximum applied frequency is fc/24 [Hz] in the NORMAL or IDLE mode.

Setting SCAP1 to "1" transferres the current contents of the up-counter to the TREG1B (software capture function).




Figure 2-15. Event Counter Mode Timing Chart (INT2ES = 1)

(4) Window mode

Counting up is performed at the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (window pulse) and an internal clock. The contents of the TREG1A are compared with the contents of the up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with INT2ES. Setting SCAP1 to "1" transferres the current contents of the up-counter to the TREG1B. It is necessary that the maximum applied frequency (TC1 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.




Figure 2-16. Window Mode Timing Chart

(5) Pulse width measurement mode

Counting is started by the external trigger (set to external trigger start by TC1S). The trigger is selected either rising or falling edge of the TC1 pin input. The source clock is used an internal clock. At the next falling (rising) edge, the counter contents are transferred to the TREG1B and an INTTC1 interrupt is generated. The counter is cleared when single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to the TREG1B. If a falling (rising) edge capture value is required, it is necessary to read out the TREG1B contents until a rising (falling) edge is detected. Falling or rising edge is selected with INT2ES, and single edge or double edge is selected with MCAP1 (bit 6 in TC1CR).




Figure 2-17. Pulse Width Measurement Mode Timing Chart

Example:	Duty measi	ureme	nt (Resolution fc/2 ⁷ [Hz])	
		CLR	(INTTC1C). 0	;	INTTC1 service switch initial setting
		LD.	(EINTCR), 00000000B	;	Sets the rise edge at the INT2 edge
		LD	(TC1CR), 00000110B	;	Sets the TC1 mode and source clock
		SET	(EIRL). 4	;	Enables INTTC1
		LD	(TC1CR), 00110110B	;	Starts TC1 with an external trigger
		Ė			
	PINTTC1:	CPL	(INTTC1C). 0	;	Complements INTTC1 service switch
		JRS	F, SINTTC1		
		LD	(HPULSE), (TREG18L)	;	Reads TREG1B
		LD	(HPULSE + 1), (TREG1BH)		
		RETI			
	SINTTC1:	LD	(WIDTH), (TREG1BL)	;	Reads TREG1B (Period)
		LD	(WIDTH + 1), (TREG18H)		

2.5 16-bit Timer/Counter 2 (TC2)

2.5.1 Configuration




Figure 2-18. Timer/Counter 2 (TC2)

2.5.2 Control

The timer/counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TREG2). Reset does not affect the TREG2.




Figure 2-19. Timer Register 2 and TC2 Control Register

2.5.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of the timer register 2 (TREG2) are compared with the contents of the up-counter. If a match is found, a timer/counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

Source clock	Resolution (At fo	= 8MHz)	Maximu	m time	settir	ng (At 1	fc = 8MI	Hz)
fc/2 ²³ [Hz]	1.048576	s	19	hour	5	min	18.4	s
fc / 2 ¹³	1.024	ms	1	min	7.1	5		
fc/2 ⁸	32	μS	2.09712	S				
fc/2³	1	μS	65 535	ms				

Table 2-2. Source Clock (Internal Clock) for Timer 2

Example: Sets the source clock fc/23 [Hz] and generates an interrupt every 25ms (at fc = 8MHz).

(TC2CR), 00001100B ; Sets the source clock LD

; Sets TREG2 (25ms \div 23/fc = 61A8_H) LDW (TREG2), 61A8H

; Enables INTTC2 interrupt (EIRH) EF14 SET

ΕI

(TC2CR), 00101100B ; Starts TC2 LD

(2) Event Counter Mode

In this mode, events are counted at the rising edge of the TC2 pin input. The contents of TREG2 are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The maximum frequency applied to the TC2 pin is fc/24 [Hz] in the NORMAL and IDLE mode.

Example: Sets the event counter mode and generates an INTT2 interrupt 640 counts later.

(TC2CR), 00011100B ; Sets the TC2 mode LD ; Sets TREG2 LDW (TREG2), 640 ; Starts TC2

(TC2CR), 00111100B

(3) Window Mode

LD

In this mode, counting up is performed at rising edge of the pulse that is the logical AND-ed product of the TC2 pin input (window pulse) and an internal clock. The internal clock is selected with the TC2CK. The contents of the TREG2 are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the up-counter is cleared to "0". It is necessary that the maximum applied frequency (TC2 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.




Figure 2-20. Window Mode Timing Chart

2.6 8-Bit Timer/Counter 3 (TC3)

2.6.1 Configuration




Figure 2-21. Timer/Counter 3

2.6.2 Control

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TREG3A and TREG3B). Reset does not affect these timer registers.




Figure 2-22. Timer Register 3 and TC3 Control Registers

2.6.3 Function

The timer/counter 3 has three operating modes: timer, event counter, and capture mode.

(1) Timer Mode

In this mode, the internal clock shown in Table 2-3 is used for counting up. The contents of TREG3A are compared with the contents of the up-counter. If a match is found, a timer/counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared. Counting up resumes after the up-counter is cleared. The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Source clock	Resolution (AT fc = 8MHz)	Maximum setting time (AT fc = 8MHz)
fc / 2 ¹²	512 μs	130.56 ms
fc / 2 ¹⁰	128 μs	32.64 ms
fc / 2 ⁷	16 μ5	4.08 ms

Table 2-3. Source Clock (Internal Clock) for Timer/Counter 3

TOSHIBA

(2) Event Counter Mode

In this mode, the TC3 pin input pulse are used for counting up. Either the rising or falling edge can be selected with TC3ES (bit 3 in EINTCR). The contents of TREG3A are compared with the contents of the up-counter. If a match is found, an INTTC3 interrupt is generated and the counter is cleared. The maximum applied frequency is fc/24 [Hz]. Two or more machine cycles are required for both the high and low levels of the pulse width.

The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Example: Generates an interrupt every 0.5 [s], inputting 50Hz pulses to the TC3 pin.

LD (TC3CR), 00001100B ; Sets TC3 mode and source clock

LD (TREG3A), 19H ; $0.5 [s] \div 1/50 = 25 = 19_H$ SET (EIRH).EF8 ; Enables INTTC3 itnerrupt

Ei

LD (TC3CR), 000111008 ; Starts TC3

(3) Capture Mode

The pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signal, etc. The counter is running free by the internal clock. On the rising (falling) edge of the TC3 pin input, the current contents of counter is loaded into TREG3A, then the up-counter is cleared to "0" and an INTTC3 interrupt is generated. On the falling (rising) edge of the TC3 pin input, the current contents of the counter is loaded into TREG3B. In this case, counting continued. On the next rising (falling) edge of the TC3 pin input, the current contents of counter are loaded into TREG3A, then the counter is cleared again and an interrupt is generated. If the counter overflows before the edge is detected, FF_H is set to the TREG3A and an overflow interrupt (INTTC3) is generated. During interrupt processing, it can determine whether or not there is an overflow by checking whether or not the TREG3A value is FF_H. Also, after an interrupt (capture to TREG3A, or overflow detection) is generated, capture and overflow detection are halted until TREG3A has been read out; however, the counter continues. Therefore, TREG3B has been read out earlier than TREG3A.




Figure 2-23. Timing Chart for Capture Mode (TC3ES = 0)

2.7 8-bit Timer/Counter (TC4)

2.7.1 Configuration




Figure 2-24. Timer/Counter 4

2.7.2 Control

The timer/counter 4 is controlled by a timer/counter 4 control register (TC4CR) and an 8-bit timer register 4 (TREG4). Reset does not affect the TREG4.




Figure 2-25. Timer Register 4 and TC4 Control Registers

2.7.3 Function

The timer/counter 4 has two operating modes: timer and event counter mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG4 are compared with the contents of the up-counter. If a match is found, a timer/counter 4 interrupt (INTTC4) is generated and the counter is cleared. Counting up resumes after the counter is cleared.

Source clock	Resolution (At fc = 8MHz)	Maximum setting time (At fc = 8MHz)
fc/2 ¹¹ [Hz]	256 μs	65.28 ms
fc/2 ⁷	16 <i>μ</i> s	4.08 ms
fc/2³	1 <i>μ</i> s	255 μs

Table 2-4. Source Clock (Internal Clock) for Timer/Counter 4

(2) Event Counter Mode

In this mode, the TC4 pin input (external clock) pulse is used for counting up. The contents of TREG4 are compared with the contents of the up-counter. If a match is found, an INTTC4 interrupt is generated and the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz]. Two or more machine cycles are required for both the high and low levels of the pulse width.

Downloaded from Elcodis.com electronic components distributor

2.8 Serial Bus Interface (SBI)

The 87C833/C33/H33 has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit serial bus interface and an I²C bus (a bus system by Philips).

The serial interface is connected to an external device through P35 (SDA) and P34 (SCL) in the I²C bus mode; and through P34 (SCK), P36 (SO), and P35 (SI) in the clocked-synchronous 8-bit SIO mode.

The serial bus interface pins are also used for the P3 port. When used for serial bus interface pins, set the P3 output latches of these pins to "1". When not used for serial bus interface pins, the P3 port is used as a normal I/O port.

When the 87C833/C33/H33 is used as master mode, another devices on same bus must be slave mode. Because the 87C833/C33/H33 serial bus interface (SBI) does not have arbitration function. (single master-bus-system)

The data transfer is carried 9bits (8bits data and 1bit acknowledge) unit.

2.8.1 Configuration




Figure 2-26. Serial Bus Interface (SBI)

2.8.2 Serial Bus Interface (SBI) Control

The following reginsters are used for control and operation status monitoring when using the serial bus interface (SBI).

- Serial bus interface control register 1 (SBICR1)
- Serial bus interface control register 2 (SBICR2)
- Serial bus interface data buffer register (SBIDBR)
- I²C bus address register (I2CAR)
- Serial bus interface status register (SBISR)

Refer to Section "2.8.4 I²C bus Mode Control" and "2.8.6 Clocked-synchronous 8-bit SIO Mode Control".

2.8.3 The Data Formats in the I²C bus Mode

The data formats when using the 87C833/C33/H33 in the I²C bus mode are shown below.




Figure 2-27. The Data Format in the I²C bus Mode

2.8.4 I²C Bus Mode Control

The following registers are used for control and operation status monitoring when using the serial bus interface (SBI) in the I²C bus mode.




Figure 2-28. Serial Bus Interface Control Register 1/Serial Bus Interface Data Buffer Register/ I²C bus Address Register in the I²C bus Mode

SBICR2 (0023 _H)	7	6 5 4 3 2 1	0		
(0025H)	MST T	RX BB PIN SBIM "0"	"0" (Initial value 0001 00**)		
	MST	Master/slave selection (Write), Status monitor (Read)	0 : Slave 1 : Master		
	TRX	Transmitter/receiver selection (Write), Status monitor (Read)	0 : Receiver 1 : Transmitter		
	88	Start/stop generation (Write), I ² C bus status monitor (Read)	0: Stop condition (Write), Bus free (Read) 1: Start condition (Write), Bus busy (Read)	Read/ Write	
	PIN	Cancel interrupt service request(Write), Status monitor (Read)	0: - (Write), Interrupt service requested (Read) 1: Cancel interrupt service request (Write), canceled (Read)		
	SBIM	Serial bus interface operating mode selection	00 : Port mode (serial bus interface output disable) 01 : SIO mode 10 : I ² C bus mode 11 : Reserved	Write	
58I5R (0023 _H)	No:	te 1: *: don't care te 2: Switch a mode to port after making 6 5 4 3 2 1 TRX BB PIN AAS ADO	g sure that a bus is free. 0 LRB		
	AAS	Slave address match detection monitor	0: 1: Slave address match or "GENERAL CALL" detected		
	AD0	"GENERAL CALL" detection monitor	0: – 1: "GENERAL CALL" detected	Read only	
	LRB	Last received bit monitor (acknowledge signal monitor)	0: Last received bit "0" (with acknowledge signal) 1: Last received bit "1" (with acknowledge signal)		

Figure 2-29. Serial Bus interface Control Register 2/Serial Bus interface status register in the I²Cbus Mode

(1) Acknowledge mode specification

Set the ACK (bit 4 in the SBICR1) to "1" for operation in the acknowledge mode. In the receiver mode during the clock pulse cycle, the SDA pin is pulled down to the low level in order to generate the acknowledge signal. When the ACK is cleared to "0", the SDA pin released high-level in the acknowledge timing.




Figure 2-30. Acknowledge signal output

(2) Serial clock

The SCK (bits 2 to 0 in the SBICR1) is used to select a maximum transfer frequency directed from the SCL pin in the master mode. If the rising time of output clock is more 2/fc [s], "High" period of clock is extended. If the SCK is set to the "Low" Level with the slave device, the clock is stopped in this period. After restart, the t_{HC} [s] of first clock is set to the [$(t_{SCL}/2) \le t_{HC} \le t_{SCL}$].




Figure 2-31. Serial Clock

(3) Slave address and Address recognition mode specification

When the 87C833/C33/H33 is used as a slave device, set the slave address and ALS to the I2CAR. Set "0" to the ALS for the address recognition mode.

(4) Master/slave selection

Set the MST (bit 7 in the SBICR2) to "1" for operating the 87C833/C33/H33 as a master device. Reset the MST to "0" for operation as a slave device. The MST is cleared to "0" by the hardware after a stop condition on the bus is detected.

(5) Transmitter/receiver selection

Set the TRX (bit 6 in the SBICR2) to "1" for operating the 87C833/C33/H33 as a transmitter. Reset the TRX to "0" for operation as a receiver. When data with an addressing format is transferred in the slave mode, when a slave address with the same value that sets an I2CAR or when a GENERAL CALL is received (all 8-bit data are "0" after a start condition, the TRX is set to "1" if the direction bit (R\overline{W}) sent from the master device is "1", and is cleared to "0" if the bit is "0". In the master mode, after an acknowledge signal is returned from the slave device with the hardware, the TRX is set to "0" if a transmitted direction bit is "1", and set to "1" if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

The TRX is cleared to "0" by the hardware after a stop condition on the I²C bus is detected.

(6) Start/Stop Condition generation

A start condition and before setting slave address and the direction bit to a data buffer register are output on a bus by writing "1" to the MST, TRX, and BB when the BB (bit 5 in the SBICR2) is "0".




Figure 2-32. Start Condition Generation and Slave Address Generation

A stop condition is output on a bus by writing "1" to the MST and TRX when the BB is "1".




Figure 2-33. Stop Condition Generation

The bus condition can be indicated by reading the contents of the BB (bit 5 in the SBISR). The BB is set to "1" when a start condition on a bus is detected, and is cleared to "0" when a stop condition is detected. In the case of the 87C833/C33/H33 is a master transmitter, after a start condition is generated, until a stop condition is generated and until the MST is set to "0", the count of writing BB is read from BB.

(7) Cancel interrupt service request

When a serial bus interface interrupt request (INTSBI) occurs, the PIN (bit 4 in the SBISR) is cleared to "0". During the time that the PIN is "0", the SCL pin is pulled down to the low level.

The PIN is cleared to "0" when 1-word of data is transmitted or received. Either writing/reading data to/from the SBIDBR sets the PIN to "1".

The time from the PIN being set to "1" until the SCL pin is released takes tLOW.

In the address recognition mode (ALS = 0), the PIN is cleared to "0" when the received slave address is the same as the value set at the I2CAR or when a GENERAL CALL is received (all 8-bit data are "0" after a start condition). Although the PIN (bit 4 in the SBICR2) can be set to "1" by the program, the PIN is not set to "0" when "0" is written.

(8) Serial bus interface operation mode selection

The SBIM (bits 3, 2 in the SBICR2) is used to specify the serial bus interface operation mode. Set the SBIM to "10" when used in the I²C bus mode.

Switch a mode to port after making sure that a bus is free.

(9) Slave address match detection monitor

The AAS (bit 2 in the SBISR) is set to "1" in the slave mode, in the address recognition mode (ALS = 0), or when receiving a slave address with the same value that sets a GENERAL CALL or I2CAR. When the ALS is "1", the AAS is set to "1" after receiving the first 1-word of data. The AAS is reset by either writing/reading data to/from a data buffer register.

(10) GENERAL CALL detection monitor

The AD0 (bit 1 in the SBISR) is set to "1" in the slave mode, when receiving a GENERAL CALL (all 8-bit data received immediately after a start condition are "0"). The AD0 is reset to "0" when a start or stop condition is detected on the bus.

(11) Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is sent to the LRB (bit 0 in the SBISR). (When the contents of the LRB are read immediately after an INTSBI interrupt request is generated in the acknowledge mode, an ACK signal is read.)

2.8.5 Data Transfer in I²C bus Mode

(1) Device Initialization

Set the ACK, CHS and SCK in the SBICR1. Specify "0" to bits 7 to 5.

Set a slave address and the ALS (ALS = 0 when an addressing format) to the I2CAR.

For specifying the default setting to a slave receiver mode, assign "0" to the MST, TRX, and BB in the SBICR2; "1" to the PIN; "10" to the SBIM; and "0" to bits 0 and 1.

(2) Start Condition and Slave Address Generation

Observe a bus free status (when BB = 0).

Set the ACK to "1" and specify a slave address and a direction bit to be transmitted to the SBIDBR. When writing "1" to the MST, TRX, and BB, the slave address and the direction bit which are set to the SBIDBR and the start condition are output on the bus. A slave device receives these data and pulls down the SDA line of the bus to the low level at the acknowledge signal timing. An INTSBI interrupt request occurs at the 9th falling edge of the SCL clock cycle, and the PIN is cleared to "0". The SCL pin is pulled down to the low level while the PIN is "0". When an interrupt request occurs, the TRX changes by the hardware according to the direction bit only when an acknowledge signal is returned from the slave device.




Figure 2-34. Start Condition Generation and Slave Address Transfer

(3) 1-word Data Transfer

Test the MST by the INTSBI interrupt process after a 1-word data transfer is concluded, and determine whether the mode is a master or slave.

a. When the MST is "1" (Master mode)

Test the TRX and determine whether the mode is a transmitter or receiver.

① When the TRX is "1" (Transmitter mode)

Test the LRB. When the LRB is "1", a receiver does not request data. Implement the process to generate a stop condition (described later) and terminate data transfer.

When the LRB is "0", the receiver requests new data. Write the transmitted data to the SBIDBR. After writing the data, the PIN becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL pin, and then the 1-word data is transmitted from the SDA pin. After the data is transmitted, an INTSBI interrupt request occurs. The PIN becomes "0" and the SCL pin is pulled down to the low level. If the data to be transferred is more than one word in length, repeat the procedure from the LRB test above.




Figure 2-35. Example of when BC = "000", ACK = "1"

When the TRX is "0" (Receiver mode)

Set the ACK to "1" and read the received data from the SBIDBR (data which is read immediately after a slave address is sent is undefined). After the data is read, the PIN becomes "1". The 87C833/C33/H33 outputs a serial clock pulse to the SCL pin to transfer new 1-word of data and sets the SDA pin to "0" at the acknowledge signal timing.

An INTSBI interrupt request then occurs and the PIN becomes "0", the SCL pin is pulled down to the Low Level. The 87C833/C33/H33 outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.




Figure 2-36. Example of when ACK = "1"

In order to terminate transmitting data to a transmitter, reset to "0" the ACK before reading data which is 1 word before the last data to be received. Then the 87C833/C33/H33 releases SDA pin with "1" at the acknowledge signal timing of the last data to be received, and informs transmitting end to a transmitter.

After data is received and an interrupt request has occurred, the 87C833/C33/H33 generates a stop condition and terminates data transfer. Even if SBIDBR is read at timing of the last data to be received, serial clock and acknowledge signal are not output. There is a reason value of ACK is "0".




Figure 2-37. Termination of data transfer in master receiver mode

b. When the MST is "0" (Slave mode)

In the slave mode, an INTSBI interrupt request occurs when the 87C833/C33/H33 receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete after matching a received slave address. When an INTSBI interrupt request occurs, the PIN (bit 4 in the SBICR2) is reset to "0", and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBIDBR or setting the PIN to "1" releases the SCL pin.

The 87C833/C33/H33 tests the TRX (bit 6 in the SBISR), the AAS (bit 2 in the SBISR), and the ADO (bit 1 in the SBISR) and implements processes according to conditions listed in the next table.

TRX	AAS	AD0	Conditions	Process
1	1	0	In the slave receiver mode, the 87C833/C33/H33 receives a slave address of which the value of the direction bit sent from the master is "1".	Write transmitted data to the SBIDBR.
	0	0	In the slave transmitter mode, 1- byte data is transmitted.	Test the LRB. If the LRB is set to "1", set the PIN to "1" since the receiverdoes not request further data. Then, reset the TRX to release the bus. If the LRB is set to "0" write transmitted data to the SBIDBR since the receiver requests further data.
0	1	1/0	In the slave receiver mode, the 87C833/C33/H33 receives a slave address or general CALL of which the value of the direction bit sent from the master is "0".	Read the SBIDBR for setting the PIN to "1" (reading dummy data) or write "1" to the PIN.
	0	1/0	In the slave receiver mode, the 87C833/C33/H33 terminates receiving of 1-byte data.	Read received data from the SBIDBR.

Table 2-5. Operation in the Slave Mode

(4) Stop Condition Generation

Writing "1" to the MST, TRX, and PIN, and "0" to the BB generates a stop condition on the bus.,




Figure 2-38. Stop Condition Generation

(5) Restart

Restart is used to change the direction of data transfer between a master device and a slave device during transferring data. Restart is re-generated a start condition through start condition to stop condition

Specify "0" to the MST, TRX, and BB and "1" to the PIN and release the bus. The SDA pin retains the high level and the SCL pin is released. Since a stop condition is not generated on the bus, the bus is assumed to be in a busy state from other devices. Test the BB until it becomes "0" to check that the SCL pin of the 87C833/C33/H33 is released. Test the LRB until it becomes "1" to check that the SCL line of the bus is not pulled down to the low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure (2).




Figure 2-39. Timing diagram when restarting the 87C833/C33/H33

2.8.6 Clocked-synchronous 8-bit SIO Mode Control

The following registers are used for control and operation status monitoring when using the serial bus interface (SBI) in the clocked-synchronous 8-bit SIO mode.




Figure 2-40. Serial Bus Interface Control Register 1/Serial Bus Interface Data Buffer Register/Serial Bus Interface Control Register 2/Serial Bus Interface Status Register in SIO mode

(1) Serial Clock

a. Clock source

The SCK (bits 2 to 0 in the SBICR1) is used to select the following functions.

① Internal Clock

In an internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the \overline{SCK} pin. The \overline{SCK} pin becomes a high level when data transfer starts. When writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is complete.




Figure 2-41. Automatic-wait Function

② External clock (SCK = "111")

An external clock supplied to the \overline{SCK} pin is used as the serial clock. In order to ensure shift operation, a pulse width of longer than 4 machine cyles is required for both high and low levels in the serial clock. The maximum data transfer frequency is 250kHz (when fc = 8MHz).




Figure 2-42. External Clock

b. Shift edge

The leading edge is used to transmit data, and the trailing edge is used to receive data.

- ① Leading edge
 - Data is shifted on the leading edge of the serial clock (at a falling edge of the SCK pin input/output).
- ② Trailing edge

Data is shifted on the trailing edge of the serial clock (at a rising edge of the SCK pin input/output).




Figure 2-43. Shift Edge

(2) Transfer mode

The SIOM (bits 5 and 4 in the SIO1CR) is used to select a transmit, receive, or transmit/receive mode.

a. 8-bit transmit mode

Set a control register to a transmit mode and write data to the SBIDBR.

After the data is written, set the SIOS to "1" to start data transfer. The transmitted data is transferred from the SBIDBR to the shift register and output to the SO pin in synchronous with the serial clock, starting from the least significant bit (LSB). When the data is transferred to the shift register, the SBIDBR becomes empty. The INTSBI (buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to the SBIDBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIDBR by the interrupt service program.

Transmitting data is ended by clearing the SIOS to "0" by the buffer empty interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the SIOF (bit 3 in the SBISR) to be sensed. The SIOF is cleared to "0" when transmitting is complete. When the SIOINH is set, transmitting data stops. The SIOF turns "0".

When the external clock is used, it is also necessary to clear the SIOS to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.




Figure 2-44. Transfer Mode

Example: Program to stop transmitting data (when external clock is used)

STEST1: TEST (SBISR).SEF; If SEF = 1 then loop

JRS F, STEST1

STEST2: TEST (P3).6 ; If $\overline{SCK} = 0$ then loop

JRS T, STEST2

LD (SBICR1), 00000111B ; SIOS \leftarrow 0

TOSHIBA




Figure 2-45. Transmitted Data Hold Time at end of transmit

b.8-bit Receive Mode

Set a control register to a receive mode and the SIOS to "1" for switching to a receive mode. Data is received from the SI pin to the shift register in synchronous with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIDBR. The INTSBI (buffer full) interrupt request is generated to request of reading the received data. The data is then read from the SBIDBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated until the received data is read from the SBIDBR.

When the external clock is used, since shift operation is synchronized with the clock pulse provided externally, the received data should be read before new data is transferred to the SBIDBR. If the received data is not read, further data to be received is canceled. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read.

Receiving data is ended by clearing the SIOS to "0" by the buffer full interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm if data is surely received by the program, set the SIOF (bit 3 in the SBIDBR) to be sensed. The SIOF is cleared to "0" when receiving is complete. After confirming that receiving has ended, the last data is read. When the SIOINH is set, receiving data stops. The SIOF turns "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, conclude receiving data by clearing the SIOS to "0", read the last data, and then switch the mode.




Figure 2-46. Receive Mode (Example : Internal clock)

c. 8-bit Transmit/Receive Mode

Set a control register to a transmit/receive mode and write data to the SBIDBR. After the data is written, set the SIOS to "1" to start transmitting/receiving. When transmitting, the data is output from the SO pin on the leading edges in synchronous with the serial clock, starting from the least significant bit (LSB). When receiving, the data is input to the SI pin on the trailing edges of the serial clock. 8-bit data is transferred from the shift register to the SBIDBR, and the INTSBI interrupt request occurs. The interrupt service program reads the received data from the data buffer register and writes data to be transmitted. The SBIDBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, automatic-wait function is initiated until received data is read and next data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read and transmitted data is written.

Transmitting/receiving data is ended by clearing the SIOS to "0" by the INTSBI interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm if data is surely transmitted/received by the program, set the SIOF (bit3 in the SBISR) to be sensed. The SIOF becomes "0" after transmitting/receiving is complete. When the SIOINH is set, transmitting/receiving data stops. The SIOF turns "0".

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, conclude transmitting/receiving data byclearing the SIOS to "0", read the last data, and then switch the transfer mode.




Figure 2-47. Transmit/Receive Mode (Example: Internal clock)




Figure 2-48. Transmitted Data Hold Time at end of transmit/receive

2.9 Remote control signal processor/external interrupt 3 input pin

The remote control signal waveform can be determined by inputting the remote control signal waveform from which the carrier wave was eliminated by the receive circuit. When the remote control signal processor/external interrupt 3 pin is also used as the P30 port, set the P30 port output latch to 1. When it is not used as the remote control signal processor/external interrupt 3 input pin, it can be used for normal I/Os.

2.9.1 Configuration




Figure 2-49 Remote control signal processor

2.9.2 Remote control signal processor control

When the remote control signal processor is used, operating states are controlled and monitored by the following registers. Interrupt requests also use the remote control signal processor/external interrupt 3 input pin.

- Remote control receive control register 1 (RXCR1)
- Remote control receive control register 2 (RXCR2)
- Remote control receive counter register 1 (RXCTR)
- Remote control receive data buffer register 2 (RXDBR)
- Remote control receive status register (RXSR)

When this pin is used for the external interrupt 3 input, set EINT in RXCR1 to other than "11".




Figure 2-50 Remote control receive control register 1, 2




Figure 2-51 Remote control receive counter register, data buffer register, status register




Table 2-6 Combination of interrupt source and measurement mode

2.9.3 Noise elimination time setting

The remote control receive circuit has a noise canceler. By setting RNC in RXCR1, input signals shorter than the fixed time can be eliminated as noise.

RNC	Minimum signal pulse width	at fc = 8MHz	Maximum noise width to be eliminated	at fc = 8MHz
000				
001	(2 ⁵ + 5) / fc [s]	4.63 [μs]	(2 ² ×7-1)/fc [s]	3.38 [μs]
010	(28 + 5) / fc	32.63	(25 × 7 – 1) / fc	27.88
011	(2 ⁹ + 5) / fc	64.63	(26 × 7 – 1) / fc	55.88
100	(2 ¹⁰ + 5) / fc	128.63	(2 ⁷ × 7 – 1) / fc	111.88
101	(2 ¹¹ + 5) / fc	256.63	(28 × 7 – 1) / fc	223.88
110	(2 ¹³ + 5) / fc	1.025 [ms]	(2 ¹⁰ × 7 – 1) / fc	895.88
111	(2 ¹⁴ + 5) / fc	2 049	(2 ¹¹ × 7 – 1) / fc	1.792 [ms]

Table 2-7 Noise elimination time setting

2.9.4 Operation

(1) interrupts at rising, falling, or both edges, and measurement modes

First set EINT and RMM. Next, write "1" in RCS; the 8-bit up-counter is counted up by the internal clock. After measurement, the 8-bit up-counter value is saved in RXCTR. Then, the 8-bit up-counter is cleared, an INT3 request is generated, and the 8-bit up-counter resumes counting.

If the 8-bit up-counter overflows (FFH) before measurement is completed, an INT3 request is generated and the overflow flag (OVFF) is set to "1". Then, the 8-bit up-counter is cleared. An overflow can be detected by reading OVFF by the interrupt processing. To restart the 8-bit up-counter, set RCS to "1".

Setting RCS to "1" zero-clears OVFF.

3-276




Figure 2-52 Rising edge interrupt timing chart (RPOLS = 0)




Figure2-53 Falling edge interrupt timing chart (RPOLS = 0)




Figure 2-54 Both edge interrupt timing chart

(2) 8-bit receive end interrupts and measurement modes

By determining one-cycle remote control signal as one-bit data set to "0" or one-pulse width remote control signal as one-bit data set to "1", an INT3 request is generated after 8-bit data is received. When "0" is determined, this means the upper four bits in the 8-bit up-counter have not reached the CREGA value. When "1" is determined, this means the upper four bits in the 8-bit up-counter have reached or exceeded the CREGA value. The 8-bit up-counter value is saved in RXCTR after one bit is determined. The determined data are saved, bit by bit, in RXDBR at the rising edge of the remote control signal (when RPLOS = 1, falling edge). The number of bits saved in RXDBR is counted by the receive bit counter and saved in RBCTM. RBCTM is set to "0001B" at the rising edge of the input (when RPOLS = 1, falling edge) after the INT3 request is generated.




Figure 2-55 Overflow interrupt timing chart




Figure 2-56 8-bit receive end interrupt timing chart (RPOLS = 0)

		at fe	at fc = 8MHz	
בפחוו נוסנא (אכבא)	Resolution	_	Maximum setting time	me
fc/26 [Hz]	8	Sri	2 048 ms	
fc/28	32	şş,	8.192 ms	
fc/2 ¹⁰	128	ž,	32.768 ms	
fc/212	512	μS	131.072 ms	

Table 2-8 Count clock for remote control decision circuit

2.10 6-bit A/D Conversion (Comparator) Inputs

The comparator input is an analog input to discriminate key input or AFC (Auto Frequency Control) signal input, etc. The analog input voltage level (pins CIN3 - CIN0) can be detected as 64-stage by setting reference voltage.

The comparator input pins CIN3-CIN0 can also be used as ports P57 - P54.

When used as a comparator input, the output latch should be set to "1".

2.10.1 Configuration




Figure 2-57. 6-bit A/D Conversion (Comparator) Input

2.10.2 Control

A/D conversion (comparator) inputs are controlled by a comparator input control register (CMPCR) and a comparator input data register (CMPDR). The CMPDR contains a reference voltage setting register (write-only) and a comparison result register (read-only).




Figure 2-58. Comparator Input Control Register and Data Register

2.10.3 Function

Reference voltage (V_{REF}) is set with SVREF (bits 5 - 0 in CMPDR).

 $V_{REF} = V_{DDX} (SVREF + 1) / 64[V] (SVREF = 0~63)$

The number of comparator input channels is selected with SCIN (bits 2 - 0 in CMPCR). Sequential comparison of the selected number of channels is started by setting ECMP (bit 7 in CMPCR) to "1". The comparison of one channel requires two machine cycles; therefore, the comparison result register (COUT3 - COUT0) should be read out at an interval equal to [number of channels \times 2 machine cycles] after setting the reference voltage (V_{REF}). COUT3 - COUT0 are set to "1" if the input voltage (pins CIN3 - CIN0) is higher than the reference voltage (V_{REF}); otherwise those are cleared to "0".

Note 1: When entering STOP mode, ECMP is automatically cleared and SCIN/SVREF are held. And, COUT3 - COUT0 are always set to "1".

Note 2: Any pins specified for comparator input with SCIN can no longer be used for normal digital input and, are read out as "0".

Note 3: COUT3 - COUT0 are read out as "1" when not used as a comparator input. For example, bits 7 to 3 in CMPDR are always read out as "1" when SCIN = 010_B.

Example : Comparates the CIN3-CIN0 inputs with $V_{REF} = 2.5V$ (At $V_{DD} = 5V$).

LD (P5), 11111111B ; Sets port P5 output latches to "1".

LD (CMPDR), 00011111B ; Sets $V_{REF} = 2.5V$

D (CIVIPUR), 00011111B ; Sets VREF = 2.3V

LD (CMPCR), 10000011B ; Sets SCIN to 4 channels and Enables comparator input

; 4ch × 2 machine cycles -2 = 6 machine cycles wait.

LD A, (CMPDR) ; Reads CMPDR (COUT0~COUT3).

			\$VI	REF			V _{REF} [V]	
	5	4	. 3	2	1	; 0	REFLU	
	0	0	0	0	0	0	0.078	
	0	0	0	0	0	1	0.156	
	0	0	0	0	. 1.	0	0.234	
(ļ			:		~	<u>}</u>	_
	1	1	1	1	o	1	4.844	
	1	1	1	1	1	0	4.922	
	1	1	1	1	1	1	5 000	

Table 2-9. Reference Voltage (at $V_{DD} = 5V$)

2.11 Pulse Width Modulation Circuit Output

87C833/C33/H33 has 10 built-in pulse width modulation (PWM) channels. D/A converter output can easily be obtained by connecting an external low-pass filter. PWM outputs are multiplexed with general purpose I/O ports as; P40 (PWM0) to P47 (PWM7), P50 (PWM8), P51 (PWM9). When these ports are used PWM outputs, the corresponding bits of P4, P5 output latches should be set to "1".

2.11.1 Configuration




Figure 2-59. Pulse Width Modulation Circuit

2.11.2 PWM Output Wave Form

(1) PWM0 output

This is 14-bit resolution PWM output and one period is $T_M = 215/fc$ [s].

The 8 high-order bits of the PWM data latch control the pulse width of the pulse output with a period of T_S ($T_S = T_M/64$), which is the sub-period of the $\overline{PWM0}$. When the 8-bit data are decimal n ($0 \le n \le 255$), this pulse width becomes $n \times t_0$, where $t_0 = 2/f_C$.

The lower 6-bit of 14 bit data are used to control the generation of additional to wide pulse in each T_S period. When the 6-bit data are decimal m ($0 \le m \le 63$), the additional pulse is generated in each of m periods out of 64 periods contained in a T_M period. The relationship between the 6 bits data and the position of TS period where the additional pulse is generated is shown in Table 2-10.

Bit position of 6 bits data	Relative position of Ts where the output pulse is generated. (No. i of T _{S (i)} is listed)
Bit 0	32
Bit 1	16, 48
Bit 2	8, 24, 40, 56
Bit 3	4, 12, 20, 28, 36, 44, 52, 60
Bit 4	2, 6, 10, 14, 18, 22, 26, 30,, 58, 62
Bit 5	1, 3, 5, 7, 9, 11, 13, 15, 17,, 59, 61, 63

Note: When the corresponding bit is "1", it is output.

Table 2-10. Correspondence between 6 Bits Data and the Additional Pulse Generated TS Period

(2) PWM1 - PWM9 outputs

These are 7-bit resolution PWM outputs and one period is $T_N = 28/\text{fc}$ [s]. When the 7bit data are decimal k ($0 \le k \le 127$), the pulse width becomes $k \times t_0$. The wave form is illustrated in Figure 2-59.




Figure 2-60. PWM Output Wave Form

3-286

2.11.3 **Control**

PWM output is controlled by PWM Control Register (PWMCR) and PWM Data Buffer Register (PWMDBR). The status of transfer PWM data from PWMDBR to PWM data latch is read by PWMEOT of PWM status register (PWMSR).




Figure 2-61. PWM Control Register / PWM Status Register / PWM Data Buffer Register

(1) Programing of PWM Data

PWM output is controlled by PWM writing the output data to data latches. For the writing the output data are divided using the PWM Control Register (PWMCR).

- 1. Write the number of the data latch which the data are to be written to the PWMDLS.
- 2. Write PWM output data to the PWMDBR.
- 3. Write "OCH" to the PWMCR. When switching of the output data is completed, the end of PWM data transfer flag becomes "O", indicating that the next data can be written. Do not write PWM data when the end of PWM data is "1" because write errors can occur in this case.

Note: When writing the output data to PWM0, write "OCH" to the PWMDLS after writing of the 14-bits output data is completed.

While the output data are being written to the data latch, the previously written data are being output. The maximum time from the point at which "0CH" is written to the data latch until PWM output is switched is 2^{15} /fc [s] (4.096ms, at fc=8MHz) for PWM0 output and 2^{9} /fc [s] (64 μ s, at fc=8MHz) for PWM1 - PWM9 output.

Example: $\overline{PWM0}$ pin outputs 32 μ s pulse width without the additional pulse.

PWM1 pin outputs 16μ s pulse width. PWM2 pin outputs 8μ s pulse width.

Note: at fc = 8MHz

	LD	(PWMCR), 00H	; Select lower 6-bit of PWM0
	LD	(PWMDBR), 00H	; Without the additional pulse
	LD	(PWMCR), 01H	; Select 8 high-order bits of PWM0
	LD	(PWMDBR), 80H	$;32\mu s \div 2/fc = 80H$
	LD	(PWMCR), 0CH	; PWM Data Transfer
WAIT0:	TEST	(PWMSR). 7	; PWMEOT = 0?
	JRS	F, WAITO	
	LD	(PWMCR), 02H	; Slect PWM1
	LD	(PWMDBR), 40H	; $16\mu s \div 2/fc = 40H$
	LD	(PWMCR), 0CH	; PWM Data Transfer
WAIT1:	TEST	(PWMSR). 7	; PWMEOT = 0?
	JRS	F, WAIT1	
	LD	(PWMCR), 03H	; Select PWM2
	LD	(PWMDBR), 20H	$; 8\mu s \div 2/fc = 20H$
	LD	(PWMCR), 0CH	; PWM Data Transfer
WAIT2:	TEST	(PWMSR). 7	; PWMEOT = 0?
	JRS	F, WAIT2	

2.12 Pulse Output Circuit (PULSE)

Pulse output circuit generates the pulse clock of duty 50% by dividing the High-frequency clock. The pulse output is used for the basic clock for the PLL IC or peripheral ICs. When P52 port is used as the pulse output, set P52 output latch to "1".




Figure 2-62. Pulse Output Circuit

2.13 On-Screen Display (OSD) Circuit

The TMP87C833/C33/H33 features a built-in on-screen display circuit used to display characters and symbols on the TV screen. There are 256 characters and any characters can be displayed in an area of 32 columns ×8 lines. With an OSD interrupt, additional lines can be displayed. The functions of the OSD circuit meet the requirements of on-screen display functions of closed caption decoders based on FCC standards.

OSD circuit functions are as follows:

① Number of characters :

256 (128 in 87C833).

② Number of display characters: 256 (32 columns x 8 lines). With OSD interrupt, nine or more lines can

be displayed.

③ Character matrix :

8 x 9 dots (8 x 13 dots including space around character)

4 Character sizes :

3 (specified by line)

⑤ Display colors:

: 7 (one per character) Character colors

Fringe colors

7 (one per page)

Background colors: 8 (one per page)

© Fringing and smoothing functions (for large, middle, and small characters)

⑦ Display position :

128 horizontal steps and 256 vertical steps

Full-raster blanking function

Blinking function

10 Underline

① Solid space

(1) Slant function (italics)

Window function

2.13.1 Configuration




Figure 2-63 OSD circuit

2.13.2 Memories for OSD

(1) Character ROM

The character ROM contains 256 (128 in 87C833) character patterns. The user can set patterns as desired. The character ROM consists of 256 characters stored as 8×9 dots (character codes 00_H to FF_H). Each bit in the character ROM corresponds to one dot. When a bit in the character ROM is set to 1, the corresponding dot is displayed; if set to 0, the dot is not displayed. Using the character code, the start address in the character ROM can be Calculated as follows:

Start address in character ROM = $CRA(10) \times 16(10)$ Note: CRA: Character code (00_H to FF_H)

Character code 00_H is fixed as blank data and cannot be changed to represent a different character. Write 00 in the data of character code 00 at presenting character ROM data.

Figure 2-64 shows an example of the character pattern configuration for an 8×9 bit character (character code 01_{H}), with the ROM addresses and data.

Set the character data in a 6×9 dots area put left side, while using slant function.

Figure 2-65 shows the character ROM dump list for the above character pattern.

When ordering a mask, load the data to character ROM starting at address 4000_H going to $4FFF_H$ in the 256K-bit EPROM. Write FF for all the data which has ***9 $_H$ to *** F_H as an address in character ROM.




Figure 2-64. 8 x 9 dot pattern configuration

0010/ 78 84 04 18 04 04 84 78 00 FF FF FF FF FF FF FF

Figure 2-65. Character ROM dump list

(2) Display memory

Each character of the 256 characters displayed in 32 columns x 8 lines consists of 14 bits in the display memory. Five data items are written to the display memory: character code, color data, blinking specification, underline enable, and slant enable. The display memory is in an unknown state at reset.

There are two modes for writing display data to the display memory. One mode is used for writing all display data (character code, color data, blinking specification, underline enable, and slant enable) simultaneously. The other mode is used for changing either character codes or the remaining data items (color data, blinking specification, underline enable, and slant enable). How display data is written to the display memory is described in section 2.13.3 (24).

Display memory configuration

- Character code specification register (8 bits) ... CRA7 to CRA0
- Color data specification register (3 bits) RDT/GDT/BDT

- Blinking specification flag (1 bit) BLFUnderline enable flag (1 bit) EUL
- Slant enable flag (1 bit) SLNT




Figure 2-66. Display memory bit configuration




Figure 2-67. Display memory address configuration

2.13.3 OSD circuit control

The OSD circuit performs control functions using the OSD control registers which reside in addresses 0F80_H to 0F98_H in the data buffer register (DBR). Section 2.13.3 (28) shows the OSD control registers. To write data to the OSD control registers, use the normal data buffer register access method. The OSD control registers are used to set display start position, display character designs (that is, fringing, smoothing, color data, character size, and etc.), display memory addresses, and character codes.

Setting the display on-off control bit, DON, (bit 0 in ORDON) to 1 enables display (starts display). Setting DON to 0 disables display (halts display).

For write to or read from the OSD control registers, see section 2.13.3 (25).

(1) Display position

In the horizontal direction the display is divided into 128 segments. The horizontal display start position can be set to any value within the 128 segments. The vertical display is divided into 256 segments. The vertical display start position can be set to any value within the 256 segments. The horizontal display start position is specified by OSD control registers HS16 to HS10 (ORHS1). The vertical display start position for line one is specified using VS17 to VS10 (ORVS1). The vertical display start position for lines 2 to 8 are specified by setting VS27 to VS20 (ORVS2) ... VS87 to VS80 (ORVS8).

Horizontal display start position

Specified Page by Page.

Specification steps: 128

Vertical display start position

Specified Line by Line.

Specification steps:

Horizontal display start position register (7 bits)

Lines 1 to 8: HS16 to HS10 (ORHS1)

256

Vertical display start position registers (8 bits x 8)

Line 1: V\$17 to V\$10 (ORV\$1) Line 2: V\$27 to V\$20 (ORV\$2)

:

Line 8: VS87 to VS80 (ORVS8)

Horizontal display start position

 $HS1 = \{(HS16 \sim HS14) \times 16^{1} + (HS13 \sim HS10) \times 16^{0}\} \times 2T_{OSC} + 10T_{OSC}$

Vertical display start position

When VDSMD = 0, normal mode

Line n: $VSn = {(VSn7 \sim VSn4) \times 161 + (VSn3 \sim VSn0) \times 160} \times 1T_{HD}$

When VDSMD = 1, double scan mode

Line n: $VSn = {(VSn7 \sim VSn4) \times 16^1 + (VSn3 \sim VSn0) \times 16^0} \times 2T_{HD}$

 $\begin{array}{lll} T_{OSC} & : & One \ cycle \ of \ OSC \ oscillation \\ T_{HD} & : & One \ cycle \ of \ \overline{HD} \ signal \end{array}$




Figure 2-68. TV screen display image

• Notices for setting horizontal display start position

Lines of OSD (VS1 to VS8) are fixed priority levels as follows:

V\$1>V\$2>V\$3>V\$4>V\$5>V\$6>V\$7>V\$8

When horizontal display start positions are met as follows:

 $VS1 \le VS2 \le VS3 \le VS4 \le VS5 \le VS6 \le VS7 \le VS8$,

if higher priority level line overlapps lower one, lower one is not displayed.




Figure 2-69. Occasion of overlapping (VS1 ≤ VS2)




Figure 2-70. Occasion of overlapping (VS1 ≤ VS2 ≤ VS3)

Then the display line counter (refer to section 2.13. (18)) does not count up canceled lines.

When horizontal display start position is met as follows:

VS1>VS2>VS3>VS4>VS5>VS6>VS7>VS8,

if higher priority level line overlapps lower one, lower one is changed to higher one in the middle of lower one.




Figure 2-71. Occasion of overlapping (VS1>VS2)

Then the display line counter counts up only one.

If higher priority level line is filled space character, under side of lower one is broken off.

If display lines are overlapped each other, there is a canceled display line. Set a space for not overlaping display lines, or set horizontal display start position out of display area.

(2) Double scan mode

The OSD circuit has a double scan mode. This enables counting by double steps in the vertical direction to handle non-interlaced scanning TVs. This mode also enables vertical display position to be set for the whole screen. Setting the OSD control register VDSMD (bit 4 in ORETC) to 1 sets double scan mode; resetting, normal mode.

Double scan mode select register (1 bit) VDSMD (bit 4 in ORETC)
"0" Normal mode
"1" Double scan mode

(3) Character sizes and display on/off

There are three character sizes: large, middle and small. One character size can be specified for each line. Display on/off can also be specified for each line. Character size and display on/off are specified using OSD control registers CS11, CS10...CS81, CS80 (ORCS4 and ORCS8).

Character sizes: Large, middle, small

Character size and display on/off specification unit: Line Character size select/display on/off register (2 bits x 8)

For line 1: CS11 and CS10 (bits 1 and 0 in ORCS4)
For line 2: CS21 and CS20 (bits 3 and 2 in ORCS4)

For line 8: CS81 and CS80 (bits 7 and 6 in ORCS8)

CSn1	CSn0	Character size	Display on/off
1	1	Small	On
1	0	Middle	On
0	1	Large	On
0	0	_	Off

Table 2-11. Character size and display on/off specifications (n: 1 to 8)

	-		D = 0, al mode)	VDSMD = 1, (double scan mode)		
		Dot size	Character size	Dot size	Character size	
FORS = 0	Small	2 T _{OSC} × 1 T _{HD}	16 T _{OSC} × 9 T _{HD}	2Tosc x 2THD	16 T _{OSC} × 18 T _{HD}	
(normal mode)	Middle	4 T _{OSC} × 2 T _{HD}	32 T _{OSC} × 18 T _{HD}	4T _{OSC} × 4T _{HD}	32 T _{OSC} × 36 T _{HD}	
	Large 8 T _{OSC} x 4 T _{HD}		64 T _{OSC} × 36 T _{HD}	8T _{OSC} × 8T _{HD}	64 T _{OSC} × 72 T _{HD}	
	Small	1T _{OSC} × 1T _{HD}	8T _{OSC} × 9T _{HD}	1 T _{OSC} × 2 T _{HD}	8 T _{OSC} x 18 T _{HD}	
FOR\$ = 1 (double frequency mode)	Middle	2 T _{OSC} × 2 T _{HD}	16 T _{OSC} × 18 T _{HD}	2 Tosc × 4 Tho	16 T _{OSC} × 36 T _{HD}	
	Large	4 T _{OSC} × 4 T _{HD}	32 T _{OSC} × 36 T _{HD}	4 Tosc × 8 THD	32 T _{OSC} x 72 T _{HD}	

Tosc: One cycle of OSC oscillation THD: One cycle of HD signal

Table 2-12. Dot and character sizes

(4) Character configuration

The area for a character consists of 8 x 13 dots: character display area, underline display area, and space area. A display character is specified by a character code; underline display is enabled or disabled by the underline enable flag. Figure 2-72 shows a display character image.




Figure 2-72. Display character image

(5) Smoothing function

The smoothing function is used to make characters look smooth. Enabling smoothing displays 1/4 of a dot between two dots which are connected corner to corner within a character as shown in the above figure 2-73. Smoothing is enabled by setting ESMZ (bit 5 in ORETC) in the OSD control register.

Smoothing specification unit: Page

Smoothing specification register (1 bit) ESMZ (bit 5 in ORETC)

"0" No smoothing
"1" Smoothing enabled

(6) Fringing function

The fringing function is used to display a character with a fringe (width is 1/2 dot) which has a different color from that of the character. For small characters, the fringe width is 1 dot. Fringing width is 1 dot, when character size is small. When a character has dots which are active on the edge of the 8 x 9 character area, the fringe exceeds the boundaries of the character area by 1/2 a dot (1 dot for small characters). This occurs on the top, left, and right of the character area is displayed with the maximum of 8 vertical dots and 9 horizontal dots, the fringe exceeds right and left, and top of the character display area. If there is an adjacent character whose outer dot is active, then this dot will overrule the fringe in the horizontal direction.

Underlines are not fringed.

Fringing is enabled for each line by setting EFR1 to EFR8 (OREFR) in the OSD control register to "1". A fringe color, which is common to all lines, is specified using OSD control registers, RFDT, GFDT, and BFDT, (bits 2 to 0 in ORBK). Do not enable both fringing and solid space simultaneously.

Specified Line by line

Fringe color specification unit: Common to all lines (1 color can be selected in 7 colors.)

Fringing enable register (1 bit x 8)

line 1 EFR1 (bit 0 in OREFR) line 2 EFR2 (bit 1 in OREFR)

: : : Iine 8 EFR8 (bit 7 in OREFR)


Fringing specification


EFRn (n: 1 to 8)

"0" No fringing "1" Fringing enable

Fringe color register (3 bits)

RFDT, GFDT, BFDT (bits 2 to 0 in ORBK)








Figure 2-73. Smoothing

Figure 2-74. Figure Fringing

Figure 2-75. Priority of Smoothing and Fringing

(7) Background function

The background function is first used to delete the color of areas in the original display page used for displaying characters (8 x 13 dots per character), then colors those areas with a background color. (Except for areas whose character code is blank data)

This function is specified for each display page by setting the OSD control register EBKGD (bit 7 in ORBK) to "1".

A background color is specified for each display page by setting the OSD control registers, RBDT, GBDT, and BBDT (bits 5 to 3 in ORBK) to "1".

Background specification unit: display page (1 color can be selected in 8 colors.)

Background enable register (1 bit) EBKGD (bit 7 in ORBK)

"0" No background function

"1" Background function enable

Background color specification registers (3 bits) RBDT, GBDT, BBDT (bits 5 to 3 in ORBK)

(8) Full-raster blanking function

The full-raster blanking function is used to first delete the display page colors, then add color to it. Display page video signal is used to first delete by BL signal. When you use the full-raster blanking function, output BL signal from Y/BL pin, because you cannot first delete display page video signal by Y signal.

This function is specified for each display page by setting OSD control register EXBL (bit 6 in ORBK) to "1".

Color specification: Same as that for background.

Full-raster blanking specified display page by display page.

Full-raster blanking enable register: . ' EXBL (bit 6 in ORBK)

"0" No full-raster blanking
"1" Full-raster blanking

Full-raster blanking color specification registers (3 bits) ... RBDT, GBDT, BBDT (same as background color)

(9) fosc frequency select

This function is to select f_{OSC} frequency mode. By setting FORS (bit 6 in ORIV) to "1", the OSD circuit is operated with clock (2 × f_{OSC}).

fosc frequency mode select register (1 bit) ... FORS (bit 6 in ORIV)

"0" ··· Normal frequency mode

"1" ··· Double frequency mode

(10) First/second field phase select

First/second field phase priority select

First/second field phase priority select register (1 bit) ... FMS (bit 5 in ORIV)

"0" ... First field has higher priority.
"1" ... Second field has higher priority.

(11) Field decision mode select

Reset timing selection for horizontal position counter:

Field decision mode select register (1bit) ... FRSMS (bit 7 in ORIV)

"O" ... Reset by a field (reset at falling edge of VD signal)

"1" ... Reset by a frame (reset at falling edge of first field HD signal and falling edge of 263rd HD signal by a frame)

(12) Character

Characters: 256 (including blank data).

Character specification register (8 bits) ... CRA7 to CRA0 (bits 7 to 0 in ORCRA) CRA7 to CRA0 (in the display memory)

"00" ... Blank data

"01" to "FF" ... User programmable by character ROM

(13) Character color

Character colors: 7

Character color specification unit: character

Character color specification register (3 bits) ... RDT, GDT, BDT (in the display memory)

RDT, GDT, BDT (bits 2 to 0 in ORDSN)

RDT	GDT	BDT	Character color
0	0	1	Blue
0	1	0	Green
0	1	1	Cyan
1	0	0	Red
1	0	1	Magenta
1	1	0	Yellow
1	1	1	White

Table 2-13. Character color

(14) Solid space control

Solid space control is used to display one column of solid space to the left and right of 32 columns on a given display page.

Solid space control is used to delete the color in the areas where solid spaces are located in the original display page, then add color to them.

Solid space specification unit: line

Solid space specification register (16 bits)

For line 1 ··· SOL11 and SOL10 (bits 1 and 0 in ORSOL4)
For line 2 ··· SOL21 and SOL20 (bits 3 and 2 in ORSOL4)

For line 8 ... SOL81 and SOL80 (bits 7 and 6 in ORSOL8)

Solid space specification

The solid space control functions as follows:

SOL*1/SOL*0

"00" ... No solid space display

"01" ··· Solid space display left for 32 columns

"10" ... Solid space display right for 32 columns

"11" ... Solid space display left and right for 32 columns

Solid space color specification registers (3 bits) ... RBDT, GBDT, BBDT (bits 5 to 3 in ORBK) (same color as that of background)

(15) Underline function

Underline function is used to underline a display character. The underline is same color as that of character.

Underline specification unit: Character

Underline enable register (1 bit) ... EUL (bit 4 in ORDSN) (this resides in the display memory)

"0" ... No underline
"1" ... Underline

Underline color specification registers (3 bits) ··· RDT, GDT, BDT (bit 2 to 0 in ORDSN)

(this resides in the display memory, same color as that of character)




Figure 2-76. Underline




Figure 2-77. Solid space

(16) Blinking function

Blinking function is used to blink any display character.

When BKMF = 1, characters specified to blink by BLF are not displayed. (Space is displayed. That is, if the background color function is used, the background color will not disappear.)

Blinking specification unit:

Character

Blinking specification register (1 bit) ... BLF (bit 3 in ORDSN) (in the display memory)

"0" ... No blinking

"1" ··· Blinking

Blinking master flag (1 bit) ... BKMF (bit 6 in ORETC)

"0" ... Blinking function disable

"1" ... Blinking function enable

(Characters whose BLF is set to "1" are not displayed.)

(17) Slant function

Slant function is used to slant characters for italics.

Slant specification unit:

Character

Slant enable register (1 bits) ... SLNT (bit 5 in ORDSN) (in the display memory)

"0" ··· No slant

"1" ··· Slant

Note: If background and slant functions are enabled simultaneously, background area is also slanted, because slant function is affected by a character display area.

When fringe exceeds the boundaries of the character area, protruding area is not slanted.

(18) Multiple line display by OSD interrupt

Nine or more lines can be displayed using OSD interrupts. By changing the display start position and display data after each line, the additional line will appear on screen.

Interrupt source select register (1 bit) ... SVD (bit 7 in ORIRC)

"0" — An interrupt request is generated when scanning of a line specified by the value set in ISDC is finished (falling edge of HD signal).

"1" ... An interrupt request is generated at falling edge of \overline{VD} signal

Display line counter

4-bit counter used to indicate a line being displayed.

This counter is cleared at the falling edge of the \overline{VD} signal.

The counter is incremented after the scanning of one line. (falling edge of the HD signal).

The counter is incremented even when a line with all blank data or a line with display on/off bit off occurs.

The counter is necessary to be read twice, because it does not synchronize CPU.

Display line counter register (4 bits) ... DCTR (bits 3 to 0 in ORIRC)

"0000" ... No display line or end of display of line 16

"0001" ... End of display of line 1

"0010" ... End of display of line 2 "0011" ... End of display of line 3

"0100" ... End of display of line 4

"0101" ... End of display of line 5

"0110" ... End of display of line 6

"0111" ··· End of display of line 7

"1000" ... End of display of line 8

"1001" ... End of display of line 9
"1010" ... End of display of line 10

"1011" ... End of display of line 11

"1100" ... End of display of line 12

"1101" ... End of display of line 13

"1110" ... End of display of line 14

"1111" ... End of display of line 15

Interrupt generation line specification register (3 bits) ... ISDC (bits 6 to 4 in ORIRC)

When the lower 3 bits in DCTR are set as follows:

"000" ... Interrupt request generated at display end

"001" ... Interrupt request generated at display end

"010" ... Interrupt request generated at display end

"011" ... Interrupt request generated at display end

"100" ... Interrupt request generated at display end

"101" ... Interrupt request generated at display end "110" ... Interrupt request generated at display end

"111" ... Interrupt request generated at display end

(19) P6 port output select

This selects whether the contents of port P67 - P64 will be output or R, G, B, Y/BL signals of the OSD circuit will be output on pins P67 - P64.

P6 port output select registers (4 bits) ... P675 to P645 (bits 7 to 4 in ORP65)

```
"0" ··· R, G, B, Y/BL signal output
```

"1" ··· Port contents output

(20) OSD pin output polarity control

Output polarity control

Output polarity control registers (3 bits)

For BL ... BLIV (bit 4 in ORIV)
For Y ... YIV (bit 3 in ORIV)
For R, G, and B ... RGBIV (bit 2 in ORIV)

Output polarity control

**IV

"0" ... Active high
"1" ... Active low

(21) OSD pin input polarity control

Input polarity control

Input polarity control register (2 bits)

For Y/BLIN ... YBLII (bit 1 in ORIV)
For RIN, GIN, and BIN ... RGBII (bit 0 in ORIV)

Input polarity control

**||

"0" ··· Active high
"1" ··· Active low

(22) Y/BL signal select

Y signal ... Logical OR for R, G, B, charactor pattern, and fringing

BL signal ... EXBL (bit 6 in ORBK)

When EXBL = 0 (no full-raster blanking):

Output in all areas where characters can be displayed.

(except for character code 00_H: blank data)

When EXBL = 1 (full-raster blanking):

Output in the whole page

Selects of either Y or BL signal output from the Y/BL pin

Y/BL signal select register (1 bit) ··· YBLCS (bit 7 in ORETC)

"0" ... Y signal output "1" ... BL signal output

(23) R,G, B, Y/BL signal select

Selects either R, G, B, and Y/BL signals from the internal OSD circuit, or RIN, GIN, BIN, and Y/BLIN signals externally input.

R,G, B, Y/BL signal select registers (2 bits) ... MPXS1/MPXS0 (bits 3 and 2 in ORETC)

"00" ... Simultaneous output (Signal from the OSD circuit has higher priority.)

"01" ... Output of signal from internal OSD circuit

"10" ... Output of signal from externally input

"11" ... Simultaneous output (Externally input signal has higher priority.)

(24) Display memory access

There are two types of access: write data to the display memory and read data from the display memory.

The display memory is accessed using the following registers: DMA7 to DMA0, CRA7 to CRA0, RDT, GDT, BDT, BLF, EUL, SLNT, MBK, MFYWR, RDWRV.

Display memory read mode specification register (1 bit) ... MFYWR (bit 0 in ORP6S)

"0" ··· Normal mode

"1" ··· Read-modify-write-mode

• Read/write mode select register at normal mode (MFYWR = 0)

··· RDWRV (bit 1 in ORP6S)

"0" ··· Data write mode
"1" ··· Data read mode

Display memory bank switching register (1 bit) ... MBK (bit 0 in ORETC)

"0" ... Access to either character code or character display options

"1" ... Access to both character code and character display options

Display memory auto increment depends on MBK setting.

Address increment table

		RD Color data Character data		,	V R
				Color data	Character data
MFYWR = 0	MBK = 0 MBK = 1	INC -	INC INC	INC -	INC INC
MFYWR = 1	MBK = 0 MBK = 1		-	INC -	INC INC

INC : Automatic address increment at read or write

No address change at data read or write

- Display memory address specification register (8 bits) ... DMA7 to DMA0 (bits 7 to 0 in ORDMA)
- Display memory data access register


① For character code access (8 bits) ... CRA 7 to CRA0 (bits 7 to 0 in ORCRA)

© For character design access (6 bits) ··· SLNT, EUL, BLF, RDT, GDT, and BDT (bits 5 to 0 in ORDSN)

There are two types of display memory access: normal mode and read-modify-write mode.

Caution 1 : Don't use the operation 「LDW (HL), mn 」 when accessing display memory.

Caution 2: When reading the display memory data immediately after setting the display memory address to DMA7 or DMA0, or when continuously reading the display memory data, insert 2 NOP-instructions in program as following to be stabilized the data.



Example 1: A program before refining

LD HL, 0F93H

LD (HL+), W ; DMA7 to DMA0 set

LD C, (HL) ; Display memory data read

Example 2: A program after refining

LD HL, 0F93H

LD (HL+), W ; DMA7 to DMA0 set

NOP NOP

LD C, (HL); Display memory data read

1. Normal mode

In normal mode, display memory addresses are automatically incremented for every read or write. Since addresses are automatically incremented, this mode is used for simultaneously reading data from multiple consecutive addresses and for simultaneously writing data to multiple consecutive addresses.

- Display memory read sequence -
 - ① Set MFYWR to 0. (Set to normal mode.)
 - ② Set MBK to 0 or 1.
 - ③ Set RDWRV to 1. (Set to data read mode.)
 - Set the display memory address to DMA7 to DMA0.
 - (DMA7 to DMA0 are automatically incremented.)
 - ⑤ For continuous read, repeat ④ and ⑤. (For data read from continuous addresses, repeat ⑤.)
- Display memory write sequence -
 - Same as above.
 - ② Same as above.
 - 3 Set RDWRV to 0. (Set to data write mode.)
 - 4 Same as above.
 - © Write data to CRA7 to CRA0, SLNT, EUL, BLF, BDT, GDT, and RDT. (DMA7 to DMA0 are automatically incremented.)
 - 6 Same as above.

2. Read-modify-write mode

In read-modify-write mode, display memory addresses are automatically incremented during a write; not incremented during a read. Thus, immediately after data is read from a display memory address, data can be written to the same address. After a write, the display memory address is automatically incremented.

- Read-modify-write sequence -
 - ① Set MFYWR to 1.
 - ② Set MBK to 0 or 1.
 - 3 Set display memory address to DMA7 to DMA0.
 - Read data from CRA7 to CRA0, SLNT, EUL, BLF, BDT, GDT, and RDT. (DMA7 to DMA0 are not incremented.)

Write data to CRA7 to CRA0, SLNT, EUL, BLF, BDT, GDT, and RDT. (DMA7 to DMA0 are automatically incremented.)

⑤ For continuous read-modify-write, repeat ③, ④, and ⑤.
(For read-modify-write at consecutive addresses, repeat ④ and ⑤.

Note: In read-modify-write mode, read only or write only can be executed.

(25) OSD control register write/read

The addresses of the OSD control registers are assigned to the DBR register.

For writing data to or reading data from the OSD control registers, access the DBR register in the normal way.

The written data is transferred to the OSD circuit and become valid if RGWR register is set to "1". However, while the display line is being scanned, the data written after the line is scanned is transferred to the OSD circuit and becomes valid. And, change value of OSD control register after RGWR is set to "0". The value is broken, if contents of OSD control register is modified before its data is transferred to OSD circuit.

The registers for writing data to display memory become valid, when its data is written. (DMA7 to DMA0, CRA7 to CRA0, RDT, BDT, BLF, EUL, SLNT, YBLCS, BKMF, ESMZ, VDSMD, MPX, MBK, P67S to P64S, RDWRV, and MFYWR)

Written data transfer register (1 bit) ... RGWR (bit 2 in ORDON)

"0" ... Initialized state

"1" ··· Transfers written data to OSD circuit. (After transfer, RGWR is reset to 0.)

Coution: Don't write "0" to RGWR.

(26) Display on/off

Function used to display a line specified for on/off display.

Display on/off specified page by page

Display on/off specification register (1 bit) ... DON (bit 0 in ORDON)

"0" ... Display disable
"1" ... Display enable

Caution: Don't start STOP mode during display enable.

(27) Window

Function used to set upper and lower limit of page. Window upper limit is specified by WVSH7 to WVSH0. Window lower limit is specified by WVSL7 to WVSL0. This function is specified by setting EWDW (bit 1 in ORDON) to "1".

Window upper limit specification register (8bit) ... WVSH Window lower limit specification register (8bit) ... WVSL

Window upper and lower limit position

When VDSMD = 0 (normal mode):

WVSH = $(WVSH7 \sim WVSH0)_H \times 1T_{HD}$ WVSL = $(WVSL7 \sim WVSL0)_H \times 1T_{HD}$

When VDSMD = 1 (double scan mode):

WVSH = $(WVSH7 \sim WVSH0)_H \times 2T_{HD}$ WVSL = $(WVSL7 \sim WVSL0)_H \times 2T_{HD}$

T_{HD}: One cycle of HD signal


Coution: Modify value of window limit registers, while end of display all line through start of display first line or line or window upper limit.

Window enable flag (1bit) --- EWDW (bit 1 in ORDON)

"0" --- window specification on

"1" ... window specification off


Coution: Write "0" to EWDW, after looking for rising edge of HD signal by software.




<Usage example>

The following can be displayed by combining the window and full-raster blanking functions.

EXBL	EWDW	Internal OSD BL output
0	0	Vertical direction: Character area is only displayed. Horizontal direction: Character area is only displayed.
0	1	Vertical direction: Window area is displayed. Horizontal direction: Character area is only displayed.
1	0	Vertical direction: Whole page is displayed. Horizontal direction: Whole page is displayed.
1	1	Vertical direction: Window area is displayed. Horizontal direction: Window area is only displayed.



TV screen image (EXBL = 1, EWDW = 1)



TV screen image (EXBL = 1, EWDW = 0)

(28) OS	D cont	rol reg	gisters								
ORHS1	7	6	5	4	3	2	1	0			
(0F80 _H)	· "0"	HS16	HS15	HS14	HS13	HS12	HS11	HS10	(Initial value	*000 0000)	
	HS16	-10	Horiz	ontal di	splay s	tart pos	ition				Write only
	7	6	5	4	3	2	1	0			
ORV\$1 (0F81 _H)	VS17	VS16	VS15	VS14	V\$13	V\$12	VS11	V\$10	(Initial value	0000 0000)	
ORVS2 (0F82 _H)	VS27	VS26	VS25	VS24	VS23	VS22	VS21	VS20	(Initial value	0000 0000)	
ORVS3 (0F83 _H)	VS37	VS36	V\$35	V\$34	V\$33	V532	VS31	vs30	(Initial value	0000 0000)	
ORVS4 (0F84 _H)	VS47	V546	VS45	V544	V543	VS42	VS41	VS40	(Initial value	0000 0000)	
ORVS5 (0F85 _H)	V557	VS56	VS55	VS54	V\$53	V\$52	V\$51	V\$50	(Initial value	0000 0000)	
ORV\$6 (0F86 _H)	V567	VS66	V S6 5	VS64	VS63	VS62	VS61	VS60	(Initial value	0000 0000)	
ORVS7 (0F87 _H)	V\$77	V\$76	V\$75	V574	VS73	VS72	V\$71	V570	(Initial value	0000 0000)	
ORVS8 (0F88 _H)	V\$87	VS86	VS85	VS84	V\$83	VS82	V581	V580	(Initial value	0000 0000)	
	VSn		Vertic	al displ	ay start	positio	on for l	ne n			Write only
ORCS4	7	6	5	4	3	2	1	0			(n = 1~8)
(0F89 _H)	C	54	C	53	C:	52	C:	51	(Initial value	0000 0000)	
ORCS8 (0F8A _H)	C	8	C	57	C	6	C:	55	(Initial value	0000 0000)	
(OI OAH)					··				00: Display of	f	
	CSn		Chara	cter size	e and d	isplay o	on/off f	or line	01 : Large size		Write
			n						10 : Middle siz	e	only
									11:Small size		<u></u>
OREFR	7	6	5	4	3	2	1	0			(n = 1~8)
(0F8B _H)	EFR8	EFR7	EFR6	EFR5	EFR4	EFR3	EFR2	EFR1	(Initial value	0000 0000)	
	EFRn		Crimai	aa anal	ala fasi	lina n			0: No fringin	ng	Write
	EFKII		Fringi	ng enal	ole for i	ille II			1: Fringing e	nable	only
ORSOL4	7	6	5	4	3	2	1	0			(n = 1~8)
(0F8C _H)	so	L4	so	L3	so	L2	so	L1	(Initial value	0000 0000)	
ORSOL8	SO	L8	so	L7	so	L6	SO	L5	(Initial value	0000 0000)	
(0F8D _H)									00: No solid s	pace display	
									01 : Solid spac	e display left for 32	
									columns		Write
	SOLn		Solids	pace e	nable f	or line i	1		10 · Solid spac	e display right for	only
									32 column	ns) Orny
									11 : Solid spac	e display left and	
		·····			. ,			· · · · · · · · · · · · · · · · · · ·	right for 3	32 columns	<u></u>
											(n = 1~8)

read only

ORBK	7	6	5	4	3	2	1	0					
(0F8E _H)	EBKGD	EXBL	RBDT	GBDT	BBDT	RFDT	GFDT	BFDT]	(Initial value	0000 0000)		
	EBKG		Backg	round t	functio	n enab	le	1	:	No background Background fu	inction enable		
	EXBL		Full-ra	ster bla	anking	enable	ļ	11	:	No Full-raster Full-raster blar	blanking nking		
	RBDT/ GBDT/ BBDT		Backg	round (color se	lect		00 00 0 10 10 11	00 10 11 00 01 10	: Black : Blue : Green : Cyan : Red : Magenta : Yellow : White			Write only
	RFDT/ GFDT/ BFDT		Fringı	ng cola	or select			0 0 1 1 1 1 1 1 1	01 110 111 00 01 10	: Green : Cyan : Red : Magenta : Yellow			
ORETC	7	6	5	4	3	2	1	0					
(0F8F _H)	YBLCS	•		VDSMD		×s	70″	МВК	7	(Initial value	0000 0000)		
	YBLCS	<u> </u>	Y/BL s	ignal se	elect		<i></i>			Y signal outpu BL signal outp		T	
	BKMF		Blinkı	ng mas	ter flag			0) :	Blinking funct Blinking funct	ion disable		
	ESMZ		Smoo	thing e	nable			- 10):	No smoothing Smoothing en			
	VDSM	ID	Doub	le scan	mode s	elect		0) :	Normal mode Double scan m			
	MPXS		R, G, I	3, Y/BL :	signal s	elect		0 1 1)0 :)1 : 0 :	Simultaneous from the OSD priority.) Output of sign OSD circuit Output of sign input Simultaneous input signal his	output (Signal circuit has high hal from internanal from externanoutput (Externans higher priorit	ally ally ty.)	Write
	МВК		Displa	ay mem	ory bar	nk swit	ching	- 1		or character d Access to both	er character coo Isplay options I character code display options	,	
ORIRC	7	6	5	4	3	2	1	0	_				
(0F90 _H)	SVD		ISDC		<u> </u>	D	CTR	<u></u>		(Initial value	0000 0000)		
	SVD		Interi	upt sou	ırce sel	ect					ist by ISDC value lest at falling ed		Write
	ISDC		Interi	upt ge	neratio	n line s	elect						only

DCTR

Display line counter

ORP6S	7	6	5	4	3	2	1	0		
(0F91 _H)	P67S	P66S	P65S	P64S		 :	RDWRV	MFYWR	(Initial value 0000 **00)	
	P675~	P645	P6 por	t outpu	ut selec	:t		0:	R, G, B, Y/BL signal output Port contents output	
	RDWR	.V	Read/\		ode se	lect at	normal	0:	Data write mode Data read mode	Write
	MFYW	/R		y mem	ory rea	d mode	e		Normal mode	only
ORIV	7	6						^		
(0F92 _H)	FRSMS	FORS	5	4	3	2	1	0 	(hatelal al a nonnon	
	FRSIVIS	FURS	FMS	BLIV	YIV	RGBIV	YBLII	RGBII	(Initial value 0000 0000)	
	FRSMS		Field c	decision	mode	select		1:	Frame unit Normal frequency mode	
	FORS		fosc fr	equenc	y selec	t		1	Double frequency mode First field has higher priority	
	FMS		First/se	econd f	ield ph	ase sel	ect	_1:	Second field has higher priority	1
	BLIV		BL out	put po	larity s	elect		1:	Active high Active low	Write
	YIV		Y out	put pol	arity se	lect		1:	Active high Active low	only
	RGBIV		R, G, B	outpu	t polari	ity sele	ct	1:	Active high Active low	
	YBLII		Y/BLIN	l input	polarit	ty selec	t		Active high Active low	
	RGBII		RIN, G	IN, BIN	input p	oolarity	/ select	0:	Active high Active low	
ORDMA	7	6	5	4	3	2	1	0		
(0F93 _H)								DMAO	(Initial value 0000 0000)	
	닏ᆜ					!	-	577,,, (0)	(Write
	DMA7	~0	Displa	y mem	ory add	iress				only
ORDSN	7	6	5	4	3	2	1	0		
(0F94 _H)			SLNT	EUL	BLF	RDT	GDT	BDT	(Initial value **** ***)	
	SLNT		Slante	nable					No slant Slant	
	EUL		Under	ime en	able	******		0:	No underline Underline	
	BLF		Blinkir	ng enat	ole		· · · · · · · · · · · · · · · · · · ·	0:	No blinking Blinking	1
					-			00	1: Blue 0: Green	R/W
	RDT/ GDT/		Ch	ter col				01	1: Cyan 0: Red	
	BDT		Charac	ter coi	or selec	Cl		10	1: Magenta 0: Yellow	
									1: White	
ORCRA	7	6	5	4	3	2	1	0		
(0F95 _H)				CRA4		CRA2			(Initial value **** ****)	
	CRA7~	-0		ter cod		<u> </u>	<u> </u>	<u> </u>	•	R/W
			Charac		-			, -	······································	1444

ORDON	7	6	5	4	3	2	1	0		
(0F96 _H)	. · ······ :	:			"1"	RGWR	EWDW	DON	(Initial value **** 0000)	
	RGWF	₹	Writte	en data	transfe	er contr	ol	0:	Transfers written data to OSD circuit. (After transfer, RGWR is reset to 0.)	R/W
	EWDV	٧	Windo	ow ena	ble	<u></u>	_	0:	Window specification on	10.64
	DON		Displa	y on/of	f select			0:	:-F:-F:-Y	
ORWVSH (0F97 _H)	7 wvsh7	6 wvsн6	5 wvshs	4 wvsh4	3 wvsh3	2 wvsh2	1 wvsH1	0 wvsho	(Initial value 0000 0000)	
	WVSH	17~0	Winde	ow upp	er limit	positio	on.			Write o⊓ly
ORWVSL (0F98 _H)	7	6	5	4	3	2	1	0	(///// / / / / / / / / / / / / / / / /	
	WV\$L7	WV\$L6	WVSL5	WVSL4	WVSL3	WVSL2	WVSL1	WVSL0	(Initial value 0000 0000)	THE STATE OF THE S
	WVSL	.7~0	Wind	ow low	er limit	positio	n		MIN.	Write only

Note 1: *; don't care

Note 2: All OSD control registers cannot use the read-modify-write instructions (bit manipulation instructions such as SET, CLR, etc. and logical operation such as AND, OR, etc.)

Note 3: Write "0" to bit 1 of ORETC when writing to ORETC.

Note 4: Write "1" to bit 3 of ORDON when writing to ORDON.

Note 5: The registers of ORHS1, ORVS1 to ORVS8, ORCS4, ORCS8, OREFR, ORSOL4, ORSOL8, ORBK, ORIRC, ORIV, ORWVSH, and ORWVSL are changed by RGWR. Bits 2 to 1 in ORDON are also changed by RGWR.

2.14 Slicer interface (SIF)

16-bit serial interface used to receive serial data from the slicer.

Connected to the slicer via the P32 (CCLK) and P33 (CDATA) pins.

The slicer interface pin is also used as the P3 port. When the pin is used as the slicer interface pin, set port P3 to input mode.

2.14.1 Configuration




Figure 2-78. Slicer interface

2.14.2 Control

The SIF is controlled by SIFMR, SIFDRO, SIFDR1, and SIFSR.

Slicer interface mode setting register

DTMS CCLK delay time select (fc = 8 MHz)

"00" ··· No shift

"01" · · · 2/fc shift

"10" ··· 4/fc shift

"11" ··· 6/fc shift

(Write only)

SMDS CDATA digital integration mode select


"*0" ··· No integration.

"01" ··· Integration by 3-bit up-down counter (mode 2)

"11" ··· Integration by 2-bit up-down counter (mode 1)

(Write only)

Slicer interface register



SIFDR0 Receive data lower 8 bits
SIFDR1 Receive data upper 8 bits

(Read only) (Read only)

Slicer interface status register

STCK Field decision flag

"1" -- Period of time from the first CCLK rise to VD fall in the first field

"0" Other than the above

(Read only)

STSB Start bit decision flag

"1" ··· Period of time from CCLK rise at start bit receive to VD fall in the first field

"0" ··· Other than the above

(Read only)

STDE 16-bit data receive end decision flag

"1" ··· Period of time from CLK rise when 16-bit data are received in the first field and its upper 8-bits of data are set in data register 1 (SIFDR1), to VD fall

"0" ··· Other than the above

(Read only)




Figure 2-79. Slicer interface timing chart

INPUT/OUTPUT CIRCUITRY

(1) Control pins

The input/output circuitries of the 87C833/C33/H33 control pins are shown below.

CONTROL PIN	1/0	INPUT/OUTPUT CIRCUITRY	REMARKS
XIN XOUT	Input Output	Osc. enable fc	Resonator connecting pins (high-frequency) $R_f = 1.2M\Omega (typ.)$ $R_O = 1.5k\Omega (typ.)$ $R = 1k\Omega (typ.)$
RESET	I/O	Address trap reset Watchdog timer reset System clock reset	Sink open drain output Hysteresis input $Pull-up\ resistor$ $R_{IN}=220k\Omega (typ.)$ $R=1k\Omega (typ.)$
STOP/INTS (P20)	Input	P20 STOP/INT5	Hysteresis input $R=1k\Omega \text{(typ.)}$
TEST	Input	R _{IN} &	Pull-down resistor $R_{IN} = 70k\Omega (typ)$ $R = 1k\Omega (typ.)$
OSC1 OSC2	Input Output	Osc. enable R_f	Osc. connecting pin for on- screen display $R_f = 1.2 M\Omega \qquad (typ.) \\ R_O = 1.5 k\Omega \qquad (typ.) \\ R = 1 k\Omega \qquad (typ.)$

(2) Input/Output Ports The input/output circuitries of the 87C833/C33/H33 I/O ports are shown below.

PORT	1/0	INPUT/OUTPUT CIRCUITRY	REMARKS
P20	1/0	initial "Hi-Z"	Sink open drain output R = 1kΩ
Р3	1/0	initial "Hi-Z"	Sink open drain output Hysteresis input $R=1k\Omega$
P4 P64 \$ P67	I/O	disable > R	Tri-state I/O $R = 1k\Omega \text{ (typ.)}$
P5	1/0	initial "Hi-Z"	Sink open drain output $R=1k\Omega$
P60 \$ P63	I/O	disable R	Sink open drain output High current output $I_{OL} = 20 mA(typ.)$ $R = 1k\Omega$
P70 P71	1/0	initial "Hi-Z"	Sink open drain output Hysteresis input $R=1k\Omega$

TOSHIBA TMP87C833/C33/H33

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (VSS = 0V)

PARAMETER	SYMBOL	CONDITION	RATINGS	UNIT
Supply Voltage	V _{DD}		- 0.3 to 6.5	٧
Input Voltage	V _{IN}		-0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}		- 0.3 to V _{DD} + 0.3	v
	louti	Ports P2, P3, P4, P5, P64 to P67, P7	3.2	4
Output Current (Per 1 pin)	l _{OUT2}	P60 to P63	30	- mA
	Σl _{OUT1}	Ports P2, P3, P4, P5, P64 to P67, P7	120	4
Output Current (Total)	Σl _{OUT2}	P60 to P63	120	mA
Power Dissipation [Topr = 70°C]	PD		600	mW
Soldering Temperature (time)	Tsld		260 (10 s)	°C
Storage Temperature	Tstg		– 55 to 125	°C
Operating Temperature	Topr		- 30 to 70	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V, Topr = -30 to 70^{\circ}C)$

PARAMETER	SYMBOL	PINS	c	ONDITIONS	Mın.	Max.	UNIT
			fc = 8MHz	NORMAL mode	4.5		
	Ì		TC = 8IVIHZ	IDLE mode	4.5	}	
Supply Voltage	V_{DD}		fc =	NORMAL mode	2.7	5.5	V
			4.2MHz	IDLE mode			
				STOP mode	2 0		
	V _{IH1}	Except hysteresis input			V _{DD} × 0 70		
Input High Voltage	V _{IH2}	Hysteresis input		V _{DD} ≧4.5V	V _{DD} × 0.75	V _{DD}	v
	V _{IH3}			V _{DD} <4 5V	V _{DD} × 0.90		
	V _{IL1}	Except hysteresis input				V _{DD} × 0.30	
Input Low Voltage	V _{IL2}	Hysteresis input		V _{DD} ≧ 4.5V	0	V _{DD} × 0 25	v
	V _{IL3}			V _{DD} <4.5V		V _{DD} ×0 10	
		VIII VOUT	Vo	_{OD} = 4.5~5.5V	1	8.0	
Input High Voltage	fc	XIN, XOUT	Vo	₀₀ = 2.7~5.5V	'	4 2	MHz
	f _{OSD}	OSC1, OSC2			-	8.0	

 $Note: \quad \text{fc: The condition of power supply voltage is limited to NORMAL1, NORMAL2, IDLE1 and IDLE2 mode.}$

D.C. CHARACTERISTICS

 $(V_{SS} = 0V, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min	Тур.	Max	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis inputs		-	0.9	-	V
	I _{IN1}	TEST	$V_{DD} = 5.5V, V_{IN} = 5.5V / 0V$		_	±2	
Input Current	l _{IN2}	Open drain ports	$V_{DD} = 5.5V, V_{IN} = 5.5V$	-	-	2	
input current	I _{IN3}	Tri-state ports					μΑ
	l _{IN4}	RESET, STOP	$V_{DD} = 5.5V, V_{IN} = 5.5V/0V$	-	-	± 2	
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
Output Leakage Current	lio	Open drain ports and tri-state ports	V _{DD} = 5.5V, V _{OUT} = 5.5V	-	-	2	μΑ
Output High Voltage	V _{OH2}	Tri- state ports	V _{DD} = 4.5V, I _{OH} = -0.7mA	4.1	_	-	٧
Output Low Voltage	V _{OL}	Except XOUT	V _{DD} = 4.5V, I _{OL} = 1.6mA	-	-	04	٧
Output Low Current	l _{OL3}	P60 to P63	$V_{DD} = 4.5V, V_{OL} = 1.0V$	-	20	•	mΑ
Supply Current in NORMAL mode			V _{DD} = 5.5V	-	10	18	mA
Supply Current in IDLE mode	I_{DD}		fc = 8MHz V _{IN} = 5.3V/0 2V	-	4.5	10	mA
Supply Current in STOP mode			$V_{DD} = 5.5V$ $V_{IN} = 5.3V/0.2V$	-	0.5	10	μΑ

Note 1 : Typical values show those at $T_{opr} = 25^{\circ}\text{C}$, $V_{DD} = 5V$.

Note 2: Input Current; The current through pull-up or pull-down resistor is not included.

Note 3: Typical current consumption during A/D conversion is 1.2mA.

A/D CONVERSION CHARACTERISTICS

 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 5.5V, Topr = -30 \text{ to } 70^{\circ}\text{C})$


PARAMETER	SYMBOL	PINS	CONDITIONS	Min	Тур	Max.	UNIT
Analog Input Voltage Range	VAIN	CIN3 to CIN0		Vss	-	V _{DD}	٧
Conversion Error			V _{DD} = 5 0V	_	_	± 1.5	LSB


A.C. CHARACTERISTICS $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 5.5V, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
	tev	In NORMAL mode	0.5		10	
Machine Cycle Time	tcy	In IDLE mode	0.5			μS
High Level Clock Pulse Width	t _{WCH}	For external clock operation	62.5	_	_	ns
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 8MHz	V2 .3			

RECOMMENDED OSCILLATING CONDITION $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 5.5V, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

PARAMETER	OSCILLATOR	FREQUENCY	RECOMMENDED OSCILLATOR	RECOMMENDED CONDITIONS	
				C ₁	C ₂
High-frequency	Ceramic Resonator	8MHz	KYOCERA KBR8.0M	30pF	30pF
		4MHz	KYOCERA KBR4.0M5		
			MURATA CSA4.00MG		
	Crystal Oscillator	8MHz	TOYOCOM 210B 8.0000	20pF	20pF
		4MHz	TOYOCOM 204B 4 0000		
OSD	LC Resonator	6MHz	TOKO A285HCIS-13319	_	_
		12MHz	TOKO TA285HCIS-13306		





(2) LC Resonator for OSD

Note: An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric fieldstress applied from CRT (Cathode Ray Tube) for continuous reliable operation.