

## CMOS 8-Bit Microcontroller

## TMP87CH29U/N, TMP87CK29U/N, TMP87CM29U/N

The 87CH29/K29/M29 are high-speed and high-performance 8-bit single chip microcomputers. These MCU contains CPU core, ROM, RAM, a LCD driver, multi-function timer/counters, an A/D converter, two clock generators and a serial interface (UART) on a chip.


Part No.	ROM	RAM	Package	OTP MCU
TMP87CH29U	16 K × 8-bit	1 K × 8-bit	P-LQFP64-1010-0.50	TMP87PM29U
TMP87CH29N			P-SDIP64-750-1.78	* TMP87PM29N
TMP87CK29U	24 K × 8-bit		P-LQFP64-1010-0.50	TMP87PM29U
TMP87CK29N			P-SDIP64-750-1.78	* TMP87PM29N
TMP87CM29U	32 K × 8-bit		P-LQFP64-1010-0.50	TMP87PM29U
TMP87CM29N			P-SDIP64-750-1.78	* TMP87PM29N

\* ; Under development

## Features


- ◆ 8-bit single chip microcomputer TLCS-870 Series
- ◆ Instruction execution time: 0.5  $\mu$ s (at 8 MHz), 122  $\mu$ s (at 32.768 kHz)
- ◆ 412 basic instructions
  - Multiplication and Division (8 bits × 8 bits, 16 bits ÷ 8 bits)
  - Bit manipulations (set/clear/complement/move/test /exclusive or)
  - 16-bit data operations
  - 1-byte jump/subroutine-call (Short relative jump / Vector call)
- ◆ 13 interrupt sources (External: 4, Internal: 9)
  - All sources have independent latches each, and nested interrupt control is available.
  - 2 edge-selectable external interrupts with noise reject
  - High-speed task switching by register bank changeover
- ◆ 7 Input/Output ports (43 pins)
  - High current output: 3 pins (typ. 20 mA)
- ◆ 18-bit Timer/Counter
  - Timer, Event counter, Pulse width measurement, Frequency measurement modes
- ◆ Four 8-bit Timer/Counters
  - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes
- ◆ Time Base Timer (Interrupt frequency: 1 Hz to 16384 Hz)
- ◆ Divider output function (frequency: 1 kHz to 8 kHz)
- ◆ Watchdog Timer
  - Interrupt source / reset output (programmable)
- ◆ Universal asynchronous receiver and transmitter (UART)
  - With 8 bit transmit/receive data buffer
  - Transfer clock, Select of with/without parity bit.
- ◆ LCD driver/Controller
  - LCD direct drive capability (max. 12-digit display at 1/4 duty LCD).
  - 1/4, 1/3, 1/2 duties or static drive are programmably selectable.
  - With display memory.

P-LQFP64-1010-0.50



TMP87CH29U  
TMP87CK29U  
TMP87CM29U  
TMP87PM29U

P-SDIP64-750-1.78



TMP87CH29N  
TMP87CK29N  
TMP87CM29N  
TMP87PM29N


980910EBP2

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


- ◆ Dual clock operation
  - Single/Dual-clock mode (option)
- ◆ Five power saving operating modes
  - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/High-impedance.
  - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
  - IDLE1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
  - IDLE2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
  - SLEEP mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts.
- ◆ Wide operating voltage: 2.7 to 5.5V at 4.19 MHz / 32.768 kHz, 4.5 to 5.5 V at 8 MHz / 32.768 kHz
- ◆ Emulation Pod: BM87CM29U0A

Pin Assignments (Top View)


P-LQFP64-1010-0.50



P-SDIP64-750-1.78



Block Diagram



Pin Function

Pin Name	Input / Output	Function				
P17 to P14	I/O	8-bit programmable input/output ports (tri-state).				
P13 ( $\overline{DVO}$ )	I/O (Output)	Each bit of these ports can be individually configured as an input or an output under software control. During reset, all bits are configured as inputs. When used as a divider output, the latch must be set to "1".	Divider output			
P12 (INT2)	I/O (Input)		External interrupt input 2			
P11 (INT1)			External interrupt input 1			
P10 (INT0)			External interrupt input 0			
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch.	Resonator connecting pins (32.768 kHz). For inputting external clock, XTIN is used and XTOUT is opened.			
P21 (XTIN)	I/O (Input)			External interrupt input 5 or STOP mode release signal input		
P20 (INT5/STOP)					When used as an input port, the latch must be set to "1".	
P32 (PWM2 / PDO2)	I/O (Output)	3-bit input/output port (high current output) with latch. When used as an input port, a PWM output, or a PDO output, the latch must be set to "1".	8-bit PWM2 output or 8-bit PDO2 output			
P31 (PWM1 / PDO1)			8-bit PWM1 output or 8-bit PDO1 output			
P30 (PWM0 / PDO0)			8-bit PWM0 output or 8-bit PDO0 output			
P47	I/O	8-bit input/output port with latch. Each bit of these ports can be individually configured as a sink open drain or a push-pull output under software control. During reset, all bits are configured as sink open drain outputs. When used as an input port, a timer/counter input, a PWM output, a PDO output, or a UART input/output, the latch must be set to "1".				
P46				I/O (Input)	Timer / Counter 4 input	
P45 (TC4)	Timer / Counter 3 input					
P44 (TC3)	UART data output					
P43 (TxD)	I/O (Output)				UART data input	
P42 (RxD)					I/O (Input)	Timer / Counter 1 inputs
P41 (ECIN)						I/O (Input)
P40 (ECNT)						
P54 (AIN4)	I/O (Input)	5-bit programmable input/output ports (tri-state). Each bit of these ports can be individually configured as an input or an output under software control.	A/D converter analog inputs			
P53 (AIN3)						
P52 (AIN2)						
P51 (AIN1)						
P50 (AIN0)						
P67 (SEG16) to P60 (SEG23)	I/O (Output)	8-bit input/output port with latch. When used as an input port, the latch must be set to "1".	LCD Segment outputs. When used as a segment output, the P6 control register (P6CR) must be set to "1".			
P77 (SEG8) to P70 (SEG15)	I/O (Output)	8-bit input/output port with latch. When used as an input port, the latch must be set to "1".	LCD Segment outputs. When used as a segment output, the P7 control register (P7CR) must be set to "1".			
SEG7 to SEG0	Output	LCD Segment outputs				
COM3 to COM0		LCD Common outputs				
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.				
$\overline{RESET}$	I/O	Reset signal input or watchdog timer output/address-trap-reset output/system-clock-reset output.				
TEST	Input	Test pin for out-going test. Be tied to low.				
VDD, VSS	Power Supply	+ 5 V, 0 V (GND)				
VAREF, VASS		Analog reference voltage inputs (High, Low)				
VLC		LCD drive power supply				

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87CH29/K29/M29.

In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

1.2 Program Memory (ROM)

The 87CH29 has a 16K x 8-bit (addresses C000<sub>H</sub>-FFFF<sub>H</sub>), the 87CK29 has a 24K x 8-bit (addresses A000<sub>H</sub>-FFFF<sub>H</sub>), and the 87CM29 has a 32K x 8-bit (addresses 8000<sub>H</sub>-FFFF<sub>H</sub>) of program memory (mask programmed ROM).  
Addresses FF00<sub>H</sub>-FFFF<sub>H</sub> in the program memory can also be used for special purposes.

(1) Interrupt/Reset vector table (addresses FFE0<sub>H</sub>-FFFF<sub>H</sub>)

This table consists of a reset vector and 16 interrupt vectors (2 bytes/vector). These vectors store a reset start address and interrupt service routine entry addresses.

## Electrical Characteristics

(1) 87CH29/K29/M29

## Absolute Maximum Ratings

 $(V_{SS} = 0V)$ 

Parameter	Symbol	Conditions	Ratings	Unit
Supply Voltage	$V_{DD}$		- 0.3 to 6.5	V
Input Voltage	$V_{IN}$		- 0.3 to $V_{DD} + 0.3$	V
Output Voltage	$V_{OUT1}$	P21, P22, $\overline{RESET}$ , Tri-state port, and Push-pull port	- 0.3 to $V_{DD} + 0.3$	V
	$V_{OUT2}$	P20, Port P3 and Segment port	- 0.3 to 5.5	
Output Current (Per 1 pin)	$I_{OUT1}$	Ports P1, P2, P4, P5, P6, P7	3.2	mA
	$I_{OUT2}$	Port P3	30	
Output Current (Total)	$\Sigma I_{OUT1}$	Ports P1, P2, P4, P5, P6, P7	120	mA
	$\Sigma I_{OUT2}$	Port P3	60	
Power Dissipation [ $T_{opr} = 70^{\circ}C$ ]	PD	TMP87CH29N/CK29N/CM29N	600	mW
		TMP87CH29U/CK29U/CM29U	350	
Soldering Temperature (time)	$T_{sld}$		260 (10 s)	$^{\circ}C$
Storage Temperature	$T_{stg}$		- 55 to 125	$^{\circ}C$
Operating Temperature	$T_{opr}$		- 30 to 70	$^{\circ}C$

**Note:** The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

## Recommended Operating Conditions

 $(V_{SS} = 0V, T_{opr} = -30 \text{ to } 70^{\circ}C)$ 

Parameter	Symbol	Pins	Conditions	Min	Max	Unit	
Supply Voltage	$V_{DD}$		$f_c = 8 \text{ MHz}$	NORMAL1, 2 mode	4.5	5.5	V
				IDLE1, 2 mode			
			$f_c = 4.2 \text{ MHz}$	NORMAL1, 2 mode	2.7		
				IDLE1, 2 mode			
			$f_s = 32.768 \text{ kHz}$	SLOW mode	2.0		
			SLEEP mode				
			STOP mode				
Input High Voltage	$V_{IH1}$	Except hysteresis input	$V_{DD} \geq 4.5 \text{ V}$	$V_{DD} \times 0.70$	$V_{DD}$	V	
	$V_{IH2}$	Hysteresis input		$V_{DD} \times 0.75$			
	$V_{IH3}$			$V_{DD} < 4.5 \text{ V}$			$V_{DD} \times 0.90$
Input Low Voltage	$V_{IL1}$	Except hysteresis input	$V_{DD} \geq 4.5 \text{ V}$	0	$V_{DD} \times 0.30$	V	
	$V_{IL2}$	Hysteresis input		$V_{DD} \times 0.25$			
	$V_{IL3}$			$V_{DD} < 4.5 \text{ V}$	$V_{DD} \times 0.10$		
Clock Frequency	$f_c$	XIN, XOUT	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0.4	8.0	MHz	
			$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$		4.2		
	$f_s$	XTIN, XTOUT		30.0	34.0	kHz	

**Note 1:** The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

**Note 2:** Clock frequency  $f_c$ ; The supply voltage range of the conditions shows the value in NORMAL 1, 2 modes and IDLE 1, 2 modes.

D.C.Characteristics

(V<sub>SS</sub> = 0 V, Topr = - 30 to 70°C)

Parameter	Symbol	Pins	Conditions	Min	Typ.	Max	Unit					
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis input		—	0.9	—	V					
Input Current	I <sub>IN1</sub>	TEST	V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.5 V / 0 V	—	—	± 2	μA					
	I <sub>IN2</sub>	Sink open drain port and tri-state port										
	I <sub>IN3</sub>	RESET, STOP										
Input Low Current	I <sub>IL</sub>	Push-pull port	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	—	—	-2	mA					
Input Resistance	R <sub>IN</sub>	RESET		100	220	450	kΩ					
Output Leakage Current	I <sub>LO</sub>	Sink open drain port and tri-state port	V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V	—	—	2	μA					
Output High Voltage	V <sub>OH1</sub>	Push-pull port	V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = - 200 μA	2.4	—	—	V					
	V <sub>OH2</sub>	Tri- state port	V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = - 0.7 mA	4.1	—	—						
Output Low Voltage	V <sub>OL</sub>	Except XOUT and port P3	V <sub>DD</sub> = 4.5 V, I <sub>OL</sub> = 1.6 mA	—	—	0.4	V					
Output Low Current	I <sub>OL</sub>	Only P30, P31, P32	V <sub>DD</sub> = 4.5 V, V <sub>OL</sub> = 1.0 V	—	20	—	mA					
Supply Current in NORMAL 1, 2 mode	I <sub>DD</sub>		V <sub>DD</sub> = 5.5 V f <sub>c</sub> = 8 MHz f <sub>s</sub> = 32.768 kHz V <sub>IN</sub> = 5.3 V / 0.2 V	—	10	16	mA					
Supply Current in IDLE 1, 2 mode								—	4.5	6	mA	
Supply Current in SLOW mode								—	30	60	μA	
Supply Current in SLEEP mode								—	15	30	μA	
Supply Current in STOP mode								—	0.5	10	μA	
Segment Output Low Resistance	R <sub>OS1</sub>	SEG23 to SEG0 pins	V <sub>DD</sub> = 5 V V <sub>DD</sub> - V <sub>LC</sub> = 3 V	—		—	kΩ	RESL = 0 (Note 11)	20			
								RSEL = 1	7			
Common Output Low Resistance	R <sub>OC1</sub>	COM3 to COM0 pins						RESL = 0	20			
								RSEL = 1	7			
Segment Output High Resistance	R <sub>OS2</sub>	SEG23 to SEG0 pins						RESL = 0	200			
								RSEL = 1	70			
Common Output High Resistance	R <sub>OC2</sub>	COM3 to COM0 pins						RESL = 0	200			
								RSEL = 1	70			
Segment /Common Output Voltage	V <sub>O 2/3</sub>	SEG23 to SEG0 and COM3 to COM0 pins							3.8	4.0	4.2	V
	V <sub>O 1/2</sub>							3.3	3.5	3.7		
	V <sub>O 1/3</sub>		2.8	3.0	3.2							

- Note 1: Typical values show those at Topr = 25°C, V<sub>DD</sub> = 5 V.  
 Note 2: Input Current ; The current through pull-up or pull-down resistor is not included.  
 Note 3: I<sub>DD</sub> ; Except for I<sub>REF</sub>.  
 Note 4: Output resistance R<sub>OS</sub> and R<sub>OC</sub> indicate "on" when switching levels.  
 Note 5: V<sub>O2/3</sub> indicates an output current at the 2/3 level when operating in the 1/4 or 1/3 duty mode.  
 Note 6: V<sub>O1/2</sub> indicates an output current at the 1/2 level when operating in the 1/2 duty or static mode.  
 Note 7: V<sub>O1/3</sub> indicates an output current at the 1/3 level when operating in the 1/4 or 1/3 duty mode.  
 Note 8: When you use a liquid crystal display (LCD), it is necessary to give careful consideration to the value of the output resistor R<sub>OS 1/2</sub>, R<sub>OC 1/2</sub>.  
 Note 9: R<sub>OS1</sub>, R<sub>OC1</sub>: On time of the lower output resistor is 2<sup>7</sup>/f<sub>c</sub>, 1/(2-f<sub>s</sub>) [s].  
 Note 10: R<sub>OS2</sub>, R<sub>OC2</sub>: On time of the higher output resistor is 1/(n·f<sub>f</sub>). (1/n duty, f<sub>f</sub>: frame frequency)  
 Note 11: RSEL ; Bit 6 in LCDCR



A / D Conversion Characteristics

(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 2.7 to 5.5 V, T<sub>opr</sub> = - 30 to 70°C)

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Analog Reference Voltage	V <sub>AREF</sub>	V <sub>AREF</sub> - V <sub>ASS</sub> ≥ 2.5 V	2.7	—	V <sub>DD</sub>	V
	V <sub>ASS</sub>		V <sub>SS</sub>	—	1.5	
Analog Input Voltage	V <sub>AIN</sub>		V <sub>ASS</sub>	—	V <sub>AREF</sub>	V
Analog Supply Current	I <sub>REF</sub>	V <sub>AREF</sub> = 5.5 V, V <sub>ASS</sub> = 0.0 V	—	0.5	1.0	mA
Nonlinearity Error		V <sub>DD</sub> = 5.0 V, V <sub>SS</sub> = 0.0 V V <sub>AREF</sub> = 5.000 V	—	—	± 1	LSB
Zero Point Error		V <sub>ASS</sub> = 0.000 V or	—	—	± 1	
Full Scale Error		V <sub>DD</sub> = 2.7 V, V <sub>SS</sub> = 0.0 V V <sub>AREF</sub> = 2.700 V	—	—	± 1	
		V <sub>ASS</sub> = 0.000 V	—	—	± 2	

Note : Quantizing error is not contained in those errors.

A.C. Characteristics

(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 5.5 V, T<sub>opr</sub> = - 30 to 70°C)

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Machine Cycle Time	t <sub>cy</sub>	In NORMAL 1, 2 mode	0.5	—	10	μs
		In IDLE 1, 2 mode				
		In SLOW mode	117.6	—	133.3	
		In SLEEP mode				
High Level Clock Pulse Width	t <sub>WCH</sub>	For external clock operation (XIN input), f <sub>c</sub> = 8 MHz	50	—	—	ns
Low Level Clock Pulse Width	t <sub>WCL</sub>					
High Level Clock Pulse Width	t <sub>WSH</sub>	For external clock operation (XTIN input), f <sub>s</sub> = 32.768 kHz	14.7	—	—	μs
Low Level Clock Pulse Width	t <sub>WSL</sub>					


(V<sub>SS</sub> = 0 V, T<sub>opr</sub> = - 30 to 70°C)

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit	
TC1 input (ECIN input)	t <sub>TC1</sub>	Frequency measurement mode V <sub>DD</sub> = 4.5 to 5.5 V	Single edge count	—	—	8	MHz
			Both edge count	—	—	4	
		Frequency measurement mode V <sub>DD</sub> = 2.7 to 5.5 V	Single edge count	—	—	4.2	
			Both edge count	—	—	3	


Recommended Oscillating Condition

( $V_{SS} = 0\text{ V}$ ,  $V_{DD} = 4.5\text{ to }5.5\text{ V}$ ,  $T_{opr} = -30\text{ to }70^\circ\text{C}$ )

Parameter	Oscillator	Frequency	Recommended Oscillator		Recommended Condition	
					C <sub>1</sub>	C <sub>2</sub>
High-frequency	Ceramic Resonator	8 MHz	KYOCERA	KBR8.0M	30pF	30pF
		4 MHz	KYOCERA MURATA	KBR4.0MS CSA4.00MG		
	Crystal Oscillator	8 MHz	TOYOCOM	210B 8.0000	20pF	20pF
		4 MHz	TOYOCOM	204B 4.0000		
Low-frequency	Crystal Oscillator	32.768 kHz	NDK	MX-38T	15pF	15pF



(1) High-frequency



(2) Low-frequency

**Note:** When it is used in high electrical field, an electrical shield of the package is recommended to retain normal operations.

