## TOSHIBA Bi-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC TB6526AF/AFG

## CHOPPER-TYPE BIPOLAR STEPPING MOTOR CONTROL DRIVER IC

The TB6526AF/AFG is a PWM chopper-type sinusoidal micro-step bipolar stepping motor driver IC.
It is capable of $1-2$ and $2 \mathrm{~W} 1-2$ phase excitation modes and forward and reverse rotation modes, low-vibration, low-torque ripple, and high-efficiency driving.

## FEATURES

- Forward and reverse rotations are available.
- $1-2,2 \mathrm{~W} 1-2$ phase driving is available.
- Structured by Bi-CMOS process.
- Package: SSOP24-P-300-1.00B
- Externally equipped with PNP output transistor.


Weight: 0.27 g (Typ.)

- Reset and enable pins are attached.

TB6526AFG:
The TB6526AFG is a Pb-free product.
The following conditions apply to solderability:
*Solderability

1. Use of $\mathrm{Sn}-37 \mathrm{~Pb}$ solder bath
*solder bath temperature $=230^{\circ} \mathrm{C}$
*dipping time $=5$ seconds
*number of times $=$ once
*use of R -type flux
2. Use of $\mathrm{Sn}-3.0 \mathrm{Ag}-0.5 \mathrm{Cu}$ solder bath
*solder bath temperature $=245^{\circ} \mathrm{C}$
*dipping time $=5$ seconds
*the number of times = once
*use of R -type flux

## BLOCK DIAGRAM



## PIN FUNCTION

| PIN No. | SYMBOL | FUNCTIONAL DESCRIPTION |  |
| :---: | :---: | :---: | :---: |
| 1 | CK | CLOCK Signal Input | Truth table A |
| 2 | MODE | Excitation Mode Setting terminal | Truth table B |
| 3 | CA | Noise reduction condenser outer terminal |  |
| 4 | $\mathrm{V}_{\mathrm{CC}}$ | Power voltage supply terminal for Logic |  |
| 5 | $\overline{\text { RESET }}$ | $\overline{\text { RESET }}$ Signal Input terminal | Truth table A |
| 6 | NFB | B Channel current detective terminal |  |
| 7 | PG-B | Power GND B terminal |  |
| 8 | I $\bar{B}$ | Upper PNP Transistor Base terminal ( $\overline{\mathrm{B}}$ phase) |  |
| 9 | $\varphi \overline{\mathrm{B}}$ | $\overline{\mathrm{B}}$ output |  |
| 10 | $\mathrm{V}_{\mathrm{MB}}$ | Power voltage supply terminal for Motor B |  |
| 11 | $\varphi \mathrm{B}$ | Output B terminal |  |
| 12 | IB | Upper PNP Transistor Base terminal (B phase) |  |
| 13 | $1 \overline{\mathrm{~A}}$ | Upper PNP Transistor Base terminal ( $\overline{\mathrm{A}}$ phase) |  |
| 14 | $\varphi \overline{\mathrm{A}}$ | Output $\overline{\mathrm{A}}$ terminal |  |
| 15 | $\mathrm{V}_{\text {MA }}$ | Power voltage supply terminal for Motor A |  |
| 16 | $\varphi A$ | Output A terminal |  |
| 17 | IA | Upper side PNP transistor Base terminal (A phase) |  |
| 18 | PG-A | Power GND A terminal |  |
| 19 | NFA | A Channel current detection terminal |  |
| 20 | ENABLE | ENABLE Signal input terminal | Truth table A |
| 21 | SG | Signal GND terminal |  |
| 22 | OSC | Internal Oscillation frequency detective terminal with external condenser |  |
| 23 | CW / CCW | Forward rotation / Reverse rotation signal input | Truth table A |
| 24 | CB | Noise reduction condenser outside terminal |  |

## PIN CONNECTION

| CK 1 | 24 | 1 CB |
| :---: | :---: | :---: |
| MODE $[2$ | 23 | CW/CCW |
| CA [3 | 22 | Josc |
| vCCL 4 | 21 | ISG |
| $\overline{\text { RESET }} 5$ | 20 | $\overline{\text { ENABLE }}$ |
| NFB [ 6 | 19 | 1 NFA |
| PG-B 7 | 18 | P PG-A |
| 码 8 | 17 | 1 A |
| $\phi \overline{\mathrm{B}} \mathrm{S}^{\text {¢ }}$ | 16 | $\phi A$ |
| $\mathrm{v}_{\mathrm{MB}}$ | 15 | $\square \mathrm{V}_{\mathrm{MA}}$ |
| $\phi$ ¢ 11 | 14 | $]^{\prime} A$ |
| ${ }_{18} 12$ | 13 | - $\bar{A}$ |

## TRUTH TABLE A

| INPUT |  |  |  | MODE |
| :---: | :---: | :---: | :---: | :---: |
| CK1 | CW / CCW | RESET | ENABLE |  |
| 5 | L | H | L | CW |
| F | H | H | L | CCW |
| X | X | L | L | INITIAL MODE |
| X | X | X | H | Z |

Z : High impedance
X : Don't care
Note: Do not use INHIBIT mode.

TRUTH TABLE B

| MNPUT <br> (EXCITATION) |  |
| :---: | :--- |
| MODE | MODE <br> (E |
| H | $2 \mathrm{~W} 1-2$ phase |

INITIAL MODE

| MODE EXCITATION | A-PHASE CURRENT | B-PHASE CURRENT |
| :--- | :---: | :---: |
| $1-2$ phase | $100 \%$ | $0 \%$ |
| $2 \mathrm{~W} 1-2$ phase | $100 \%$ | $0 \%$ |

## 1-2 PHASE EXCITATION (MODE : L, CW mode)

CK

IOA


2W1-2 EXCITATION (MODE : H, CW mode)


OUTPUT CURRENT VECTOR OR BIT (Normalize to 90 deg for each one step)


| $\theta$ | ROTATION ANGLE |  | VECTOR LENGTH |  |
| :---: | :---: | :---: | :---: | :---: |
|  | IDEAL | TB6526AF/AFG | IDEAL | TB6526AF/AFG |
| $\theta 0$ | $0^{\circ}$ | $0^{\circ}$ | 100 | 100.00 |
| $\theta 1$ | $11.25^{\circ}$ | $10.20^{\circ}$ | 100 | 101.65 |
| $\theta 2$ | $22.5^{\circ}$ | $20.03^{\circ}$ | 100 | 96.35 |
| $\theta 3$ | $33.75^{\circ}$ | $31.88^{\circ}$ | 100 | 96.56 |
| $\theta 4$ | $45^{\circ}$ | $45^{\circ}$ | 100 | 96.17 |
| $\theta 5$ | $56.25^{\circ}$ | $58.12^{\circ}$ | 100 | 96.57 |
| $\theta 6$ | $67.5^{\circ}$ | $69.97^{\circ}$ | 100 | 96.33 |
| $\theta 7$ | $78.75^{\circ}$ | $79.80^{\circ}$ | 100 | 101.61 |
| $\theta 8$ | $90^{\circ}$ | $90^{\circ}$ | 100 | 100.00 |
|  |  |  | $1-2 / 2 W 1-2$, Phase |  |

## OUTPUT CIRCUIT



## INPUT CIRCUIT

CK,CW / CCW, RESET, OSC : Terminals ENABLE , MODE Terminals


- OSC frequency calculation

Vosc is increased by CosC charging through the constant current source ( $150 \mu \mathrm{~A}$ ).
VOSC is calculated by following equation.
$\mathrm{V}_{\text {OSC }}=\frac{150 \times 10^{-6} \times \mathrm{t}}{\mathrm{C}_{\text {OSC }}}$
Q2 is turned "off" when VOSC is less than the voltage of $1.35 \mathrm{~V}+\mathrm{VBE}$ (Q2) approximately equal to 2.05 V .

Q3 and Q4 are turned "on" when Vosc becomes 2.05 V.
$\operatorname{VOSC}(\mathrm{H})=\operatorname{VBE}(\mathrm{Q} 2)+1.35$

$$
\approx 2.05 \mathrm{~V}
$$

Lower level of $\mathrm{V}(22)$ pin is equal to $\operatorname{VBE}\left(\mathrm{Q}_{2}\right)+\mathrm{VCE}(\mathrm{SAT})(\mathrm{Q} 4)$ approximately equal to 1.0 V .

$$
\begin{aligned}
\operatorname{VOSC}(\mathrm{L}) & =\operatorname{VBE}(\mathrm{Q} 2)+\mathrm{VCE}_{\mathrm{CE}}(\mathrm{SAT})\left(\mathrm{Q}_{4}\right) \\
& \approx 1.0 \mathrm{~V}
\end{aligned}
$$

Assuming that $\operatorname{VOSC}=1.0 \mathrm{~V}\left(\mathrm{t}=\mathrm{t}_{1}\right)$ and $=2.05 \mathrm{~V}(\mathrm{t}=\mathrm{t} 2)$, OSC frequency is calculated as follows.
$\mathrm{t}_{1}=\frac{1.0 \times \mathrm{C}_{\text {OSC }}}{150 \times 10^{-6}}$
$\mathrm{t}_{2}=\frac{2.05 \times \mathrm{COSC}_{\mathrm{OSC}}}{150 \times 10^{-6}}$
$\mathrm{f}_{\mathrm{OSC}}=\frac{1}{\mathrm{t}_{2}-\mathrm{t}_{1}}=\frac{150 \times 10^{-6}}{\operatorname{COSC}(2.05-1.0)}$
$=\frac{0.143}{\operatorname{CoSC}}(\mathrm{kHz})($ CosC unit $=\mu \mathrm{F})$

## ENABLE AND $\overline{R E S E T}$ FUNCTION AND $\overline{M O}$ SIGNAL



Fig.1. 1-2 phase drive mode (MODE : L)
$\overline{\text { ENABLE }}$ signal disables only Output signal. Internal logic functions are proceeded by CK signal without regard to ENABLE signal.
Therefore, Output Current is initiated from the proceeded timing point of internal logic circuit, after release of disable mode.
Fig. 1 shows the $\overline{\text { ENABLE }}$ functions, when the system is selected in 1-2 phase drive mode.


Fig.2. 1-2 phase drive mode (MODE : L)

As $\overline{\text { RESET }}$ is low, the decoder is initialized. (Output Current: A-Phase 100\%, B-Phase 0\%)
After $\overline{\text { RESET }}$ is high, the motion is resumed from next clock as show in Fig.2.
$\overline{\mathrm{MO}}$ (Monitor Output) signals is used as rotation and initial signal for stable.
rotation checking.

## ABSOLUTE MAXIMUM RATING ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | RATING | UNIT |
| :--- | :---: | :---: | :---: |
| Supply Voltage |  | 5.5 |  |
| Output Voltage | $\mathrm{V}_{\mathrm{M}}$ (opr.) | $3.5 \sim 8.0$ | V |
|  | $\mathrm{~V}_{\mathrm{M}}$ (MAX.) | 10.0 |  |
| Output Current | $\mathrm{I}_{\mathrm{O}}$ (MAX.) | 120 | mA |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ | $\sim \mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $0.83($ Note 1) | W |
|  | $1.04($ Note 2) |  |  |
| Operating Temperature | $\mathrm{T}_{\mathrm{opr}}$ | $-30 \sim 85$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | $-55 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |
| Feed Back Voltage | $\mathrm{V}_{\mathrm{I}}$ | 1.0 | V |

Note 1: No heat sink
Note 2: When mounted on substrate ( $50 \times 50 \times 1.6 \mathrm{~mm}$ Cu 10\%)

## RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=\mathbf{- 3 0} \mathbf{8 5}{ }^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | TEST CONDITION | MIN | TYP. | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Power Supply Voltage | VCC (opr.) |  | 2.7 | 3.0 | 5.5 | V |
| Motor Power Supply Voltage | $\mathrm{V}_{\text {M (opr.) }}$ |  | 3.5 | - | 8.0 | V |
| Output Current | IOUT |  | - | - | 100 | mA |
| Input Voltage | VIN |  | -0.4 | - | $V_{C C}$ <br> +0.4 | V |
| Clock Frequency | fCLOCK |  | - | - | 5 | kHz |
| OSC Frequency | foSC |  | 15 | - | 80 | kHz |

## ELECTRICAL CHARACTERISTICS

Unless otherwise specified ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{M}}=5 \mathrm{~V}$, load inductance : $\mathrm{L}=8 \mathrm{mH} / \mathrm{R}=50 \Omega$, with outer PNP)

| CHARACTERISTIC |  | SYMBOL | $\begin{array}{\|l\|l\|} \hline \text { TESTT } \\ \text { CIR- } \\ \text { CUIT } \\ \hline \end{array}$ | TEST CONDITION | MIN | TYP. | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | High | $\left.\mathrm{V}_{\text {IN ( }} \mathrm{H}\right)$ | 1 | MODE, CW /CCW, ENABLE CK, RESET | $\begin{array}{r} \mathrm{V}_{\mathrm{Cc}} \\ \times 0.7 \end{array}$ | - | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & +0.4 \end{aligned}$ | V |
|  | Low | $\mathrm{V}_{\text {IN (L) }}$ |  |  | $\begin{aligned} & \hline \text { GND } \\ & -0.4 \end{aligned}$ | - | $\begin{array}{r}  \\ \mathrm{V}_{\mathrm{Cc}} \\ \times 0.3 \end{array}$ |  |
| Input Current |  | $1 \mathrm{ln}(\mathrm{H})$ | 2 | $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ | - | - | 100 | nA |
|  |  | $\operatorname{IN}(\mathrm{L})$ |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | - | - | 100 |  |
| Current Consumption Vcc Pin |  | ICC1 | 3 | Output open, RESET : H, ENABLE : L, (1-2 phase excitation) | - | 7 | 9 | mA |
|  |  | Icc2 |  | Output open, RESET: H, $\overline{\text { ENABLE }: ~ L, ~}$ (2W1-2 phase excitation) | - | 7 | 9 |  |
|  |  | Icc3 |  | RESET : L, ENABLE : H | - | 1.3 | - |  |
|  |  | IcC4 |  | $\overline{\text { RESET }}$ : H , ENABLE H | - | 1.3 | - |  |
| Comparator Reference Voltage Level |  | $\mathrm{V}_{\mathrm{NF} 1}$ | 9 | $\mathrm{C}_{\mathrm{A}}, \mathrm{C}_{\mathrm{B}}$ | 0.245 | 0.275 | 0.305 | V |
|  |  | $\mathrm{V}_{\mathrm{NF} 2}$ | 4 | $\mathrm{R}_{\mathrm{NF}}=3.3 \Omega, \mathrm{Cosc}=3300 \mathrm{pF}$ | 175 | 195 | 220 | mV |
|  |  | $\mathrm{V}_{\mathrm{NF} 3}$ | 4 | $\mathrm{R}_{\mathrm{NF}}=2.2 \Omega, \mathrm{Cosc}^{2}=3300 \mathrm{pF}$ | 150 | 172 | 190 | mV |
| Output Inter-channel Differential |  | $\Delta \mathrm{V}_{\mathrm{O}}$ | 4 | $\begin{aligned} & \left(V_{\mathrm{NFA}}-\mathrm{V}_{\mathrm{NFB}}\right) / \mathrm{V}_{\mathrm{NFA}}, \\ & \mathrm{C}_{\mathrm{OSC}}=3300 \mathrm{pF}, \mathrm{R}_{\mathrm{NF}}=3.3 \Omega \\ & \hline \end{aligned}$ | -10 | - | 10 | \% |
| Maximum OSC Frequency |  | fosc (MAX.) | - |  | 100 | - | - | kHz |
| Minimum OSC Frequency |  | fosc (MIN.) | - |  | - | - | 10 | kHz |
| OSC Frequency |  | fosc | 5 | Cosc $=3300 \mathrm{pF}$ | 31 | 44 | 70 | kHz |

## ELECTRICAL CHARACTERISTICS

## Unless otherwise specified ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{M}}=5 \mathrm{~V}$, load inductance :

 $\mathrm{L}=8 \mathrm{mH} / \mathrm{R}=50 \Omega$, with outer PNP)OUTPUT SECTION


Note: Maximum current $\theta=0$ is set at 100 .

## ELECTRICAL CHARACTERISTICS

Unless otherwise specified ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{M}}=5 \mathrm{~V}$, load inductance : $\mathrm{L}=8 \mathrm{mH} / \mathrm{R}=50 \Omega$, with outer PNP)

| CHARACTERISTIC | SYMBOL | $\begin{array}{\|l\|} \hline \text { TEST } \\ \text { CIR- } \\ \text { CUIT } \\ \hline \end{array}$ | TEST CONDITION |  | MIN | TYP. | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\Delta \theta=0 / 8-1 / 8$ |  | - | 0 | - |  |
|  |  |  | $\Delta \theta=1 / 8-2 / 8$ |  | 10 | 17 | 35 |  |
|  |  |  | $\Delta \theta=2 / 8-3 / 8$ |  | 5 | 16 | 30 |  |
| Reference Voltage | $\Delta \mathrm{V}_{\text {NF }}$ | 9 | $\Delta \theta=3 / 8-4 / 8$ | Measured by CA and CB | 16.25 | 21 | 41.25 | mV |
|  |  |  | $\Delta \theta=4 / 8-5 / 8$ |  | 25 | 32 | 50 |  |
|  |  |  | $\Delta \theta=5 / 8-6 / 8$ |  | 26.25 | 31 | 51.25 |  |
|  |  |  | $\Delta \theta=6 / 8-7 / 8$ |  | 15 | 28 | 45 |  |
|  | $\mathrm{t}_{\mathrm{r}}$ |  |  |  | - | 0.3 | - |  |
|  | $t_{f}$ |  | $\mathrm{R}_{\mathrm{L}}=2 \Omega, \mathrm{~V}_{\mathrm{N}}$ | , $\mathrm{CL}_{\text {L }}=15 \mathrm{pF}$ | - | 2.2 | - |  |
|  | $t_{\text {pLH }}$ |  | CK~output |  | - | 1.5 | - |  |
|  | $t_{\text {pHL }}$ |  | - output |  | - | 2.7 | - |  |
| Output Tr Switching | $\mathrm{t}_{\mathrm{pLH}}$ | 12 | OSC~output |  | - | 5.4 | - |  |
| Output Tr Switching | $t_{\text {pHL }}$ | 12 | OSC~output |  | - | 6.3 | - | $\mu \mathrm{s}$ |
|  | $t_{\text {pLH }}$ |  | RESET ~ output |  | - | 2.0 | - |  |
|  | $\mathrm{t}_{\mathrm{pHL}}$ |  | RESET ~ outp |  | - | 2.5 | - |  |
|  | $\mathrm{t}_{\mathrm{pLH}}$ |  | F |  | - | 5.0 | - |  |
|  | $\mathrm{t}_{\mathrm{pHL}}$ |  |  |  | - | 6.0 | - |  |
| Output Leakage Current | IOL | 10 | $\mathrm{V}_{\mathrm{M}}=10 \mathrm{~V}$ |  | - | - | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{MA}} / \mathrm{V}_{\text {MB }}$ Off Current | loff | 11 | $\mathrm{V}_{\mathrm{CC}}=0, \mathrm{~V}_{\mathrm{M}}=5$ |  | - | - | 1 | $\mu \mathrm{A}$ |

## TEST CIRCUIT 1 : $\mathrm{V}_{\mathrm{IN}}(\mathrm{H}), \mathrm{V}_{\text {IN }}(\mathrm{L})$



Note: $\quad$ When input voltage $V_{I N}(H), V_{I N}(L)$ is applied, verify the output function (NF voltage measurement).
TEST CIRCUIT 2 : $\operatorname{liN}_{\mathrm{IN}}(\mathrm{H}), \mathrm{I}_{\mathrm{IN}}(\mathrm{L})$


## TEST CIRCUIT 3 : $I_{c c}, I_{M}, I_{N F}$



## TEST CIRCUIT 4 : $\mathbf{V}_{\mathrm{NF} 2}, \mathrm{~V}_{\mathrm{NF} 3}, \Delta \mathbf{V}_{\mathbf{O}}$



Note: $\quad V_{\text {NF2 }}: V_{\text {NFA }}(100 \%), V_{\text {NFB }}(100 \%)$ when $R_{N F}=3.3 \Omega$
$\mathrm{V}_{\mathrm{NF} 3}$ : $\mathrm{V}_{\mathrm{NFA}}(100 \%), \mathrm{V}_{\text {NFB }}(100 \%)$ when $\mathrm{R}_{\mathrm{NF}}=2.2 \Omega$

TEST CIRCUIT 5 : fosc


TEST CIRCUIT 6 : lu


## TEST CIRCUIT 7 : VSAT



TEST CIRCUIT 8 : $\mathrm{V}_{\mathrm{F}-\mathrm{u}}, \mathrm{V}_{\mathrm{F}-\mathrm{L}}$


Note: Not to take GND with any non-connecting pins.

## TEST CIRCUIT 9 : $\mathbf{V}_{\mathrm{NF} 1}, \Delta \mathrm{~V}_{\mathrm{NF}}$



TEST CIRCUIT 10 : lol


## TEST CIRCUIT 11



## AC ELECTRICAL CHARACTERISTICS, TEST CIRCUIT 12 CK (OSC) - OUT

 CK (OSC) - OUT


## APPLICATION CIRCUIT



Note 1: A change in a step at the time of the micro-step can be improved smoothly with the capacitor of CA, CB.
Note 2: GND pattern to be laid out at one point in order to prevent common impedance.
Note 3: Capacitor for noise suppression to be connected between the Power Supply ( $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{M}}$ ) and GND to stabilize the operation.
Note 4: Utmost care is necessary in the design of the output, $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{M}}$, and GND lines since the IC may be destroyed by short-circuiting between outputs, air contamination faults, or faults due to improper grounding, or by short-circuiting between contiguous pins.

## PACKAGE DIMENSIONS



Weight: 0.27 g (Typ.)

## Notes on Contents

## 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

## 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

## 4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.
Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

## 5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

## IC Usage Considerations Notes on handling of ICs

[1] The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
[2] Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
[3] If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
[4] Do not insert devices in the wrong orientation or incorrectly.
Make sure that the positive and negative terminals of power supplies are connected properly.
Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.

## Points to remember on handling of ICs

## (1) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.
(2) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

## RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E

