## SPI CONTROLLED H-BRIDGE

PRELIMINARY DATA

## 1 Features

- OPERATING SUPPLY VOLTAGE 5V TO 28 V
- TYPICAL R ${ }_{\text {DSon }}=150 \mathrm{~m} \Omega$ FOR EACH OUTPUT TRANSISTOR (AT $25^{\circ} \mathrm{C}$ )
- CONTINOUS DC LOAD CURRENT 5A ( $\mathrm{T}_{\text {case }}<100^{\circ} \mathrm{C}$ )
■ OUTPUT CURRENT LIMITATION AT TYP. 8.6A
- SHORT CIRCUIT SHUT DOWN FOR OUTPUT CURRENTS OVER TYP. 10.6A
- LOGIC- INPUTS TTL/CMOS-COMPATIBLE
- OPERATING-FREQUENCY UP TO 30 kHz
- OVER TEMPERATURE PROTECTION
- SHORT CIRCUIT PROTECTION
- UNDERVOLTAGE DISABLE FUNCTION
- DIAGNOSTIC BY SPI OR STATUS-FLAG (CONFIGURABLE)
- ENABLE AND DISABLE INPUT
- SO20 POWER PACKAGE


## 2 Description

The L9929 is an SPI controlled H-Bridge, designed for the control of DC and stepper motors in safety critical applications and under extreme environmental conditions.

Figure 1. Package
PowerSO20

Table 1. Order Codes

| Part Number | Package |
| :---: | :---: |
| L9929 | PowerSO20 |
| L9929XP | PowerSSO24 |

The H-Bridge is protected against over temperature and short circuits and has an under voltage lockout for all the supply voltages " $\mathrm{V}_{\mathrm{S}}$ " (Main DC power supply). All malfunctions cause the output stages to go tristate.
The H-Bridge contains integrated free-wheel diodes. In case of free-wheeling condition, the low side transistor is switched on in parallel of its diode to reduce the current injected into the substrate. Switching in parallel is only allowed, if the voltage level of the according output-stage is below the ground-level. In this case it must be ensured, that the upper transistor is switched off.

Figure 2. Block Diagram


Rev. 2
May 2005
1/23

[^0]Table 2. Pin Function PowerS020

| $\mathbf{N}^{\circ}$ | NAME |  |
| :---: | :---: | :--- |
| 1 | GND | Ground |
| 2 | SCK/SF | SPI-Clock/Status-flag |
| 3 | IN1 | Input 1 |
| 4 | V $_{\text {S }}$ | Supply voltage |
| 5 | V $_{\text {S }}$ | Supply voltage |
| 6 | OU1 | Output 1 |
| 7 | OU1 | Output 1 |
| 8 | SO | serial out |
| 9 | SI | serial in |
| 10 | GND | Ground |
| 11 | GND | Ground |
| 12 | DMS | Diagnostic-Mode selection (+ Supply Voltage for SPI-Interface) |
| 13 | EN | Enable |
| 14 | OU2 | Output 2 |
| 15 | OU2 | Output 2 |
| 16 | VS | Supply voltage |
| 17 | SS | Slave select |
| 18 | DI | Disable |
| 19 | IN2 | Input 2 |
| 20 | GND | Ground |

Figure 3. Pin Connection (Top view)


Table 3. Pin Function PowerSS024

| $\mathbf{N}^{\circ}$ | NAME |  |
| :---: | :---: | :--- |
| 1 | GND | Ground |
| 2 | SCK/SF | SPI-Clock |
| 3 | IN1 | Input 1 |
| 4 | N.C. | Not Connected |
| 5 | V $_{\text {S }}$ | Supply voltage |
| 6 | V $_{\text {S }}$ | Supply voltage |
| 7 | OUT1 | Output 1 |
| 8 | OUT1 | Output 1 |
| 9 | SO | Serial Out |
| 10 | SI | Serial In |
| 11 | GND | Ground |
| 12 | GND | Ground |
| 13 | GND | Ground |
| 14 | GND | Ground |
| 15 | DMS | Diagnostic-Mode selection (+ Supply Voltage for SPI-Interface) |
| 16 | EN | Enable |
| 17 | OUT2 | Output 2 |
| 18 | OUT2 | Output 2 |
| 19 | VS | Supply voltage |
| 20 | SS | Slave select |
| 21 | DI | Disable |
| 22 | IN2 | Input 2 |
| 23 | N.C. | Not Connected |
| 24 | GND | Ground |

Figure 4. Pin Connection (Top view)


## Table 4. Absolute Maximum Ratings

The integrated circuit must not be destroyed by use at the limit values.
Each limit value can be used, as long as no other limit is violated.
Voltage reference point: All values are, if not otherwise stated, relative to ground.
Direction of current flow: Current flow into a pin is positive.
Rise-, fall- and delaytimes: If not otherwise stated, all rise times are between $10 \%$ and $90 \%$, fall times between $90 \%$ and $10 \%$ and delay times at $50 \%$ of the relevant steps.

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply voltage | static destruction proof | -1 |  | 40 | V |
|  |  | dynamic destruction proof $\mathrm{t}<0.5 \mathrm{~s}$ <br> $\left(\right.$ single pulse, $\left.\mathrm{Tj}<85^{\circ} \mathrm{C}\right)$ | -2 |  | 40 | V |
| $\mathrm{~V}_{\text {LI }}$ | Logic inputs <br> IN1, IN2, DI, EN, SS, SI, SCK,DMS |  | -0.5 |  | 7 | V |
| $\mathrm{~V}_{\text {LO }}$ | Logic outputs SF, SO |  | -0.5 |  | 7 | V |

Table 5. Thermal Data

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{j}}$ | Junction temperature | dynamic $\mathrm{t}<1 \mathrm{~s}$ | -40 |  | +150 <br> +175 | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature |  | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | Ambient temperature |  | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {th } \mathrm{j} \text {-case }}$ | Thermal resistance junction to <br> case $\left({ }^{*}\right)$ |  | 160 | 175 | 190 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j} \text { sd }}$ | Thermal Shutdown Junction <br> Temperature Threshold |  | 150 | 165 | 180 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j} \_ \text {reg }}$ | Start of Temperature dependent <br> Current Regulation |  |  |  |  |  |

(*) Guaranteed by design and package characterization.

Table 6. Electrical Characteristcs
( $\mathrm{T}_{\mathrm{j}}=-40$ to $+150^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{S}}=5$ to 28 V )

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\text {S }}$ | Supply Voltage | Static Condition | 4.5 |  | 28 | V |
|  |  | Dynamic Condition ( t < 500 ms ) |  |  | 40 | V |
|  | Undervoltage Shutdown | (at least down to 2.5V) ${ }^{(*)}$ |  |  |  |  |
|  | Switch OFF voltage |  |  |  | 4.4 | V |
|  | Switch ON voltage |  |  |  | 4.7 | V |
|  | Hysteresis |  |  | 200 |  | mV |
| $\mathrm{V}_{\text {DMS }}$ | SPI Undervoltage Shutdown | Device used in SPI mode | 2.5 | 2.8 | 3.1 | V |
| Is | Supply current | $\begin{aligned} & \mathrm{f}=0 \mathrm{kHz}, \mathrm{lo}=0 \mathrm{~A} \\ & \mathrm{f}=20 \mathrm{kHz}, \mathrm{l}_{\mathrm{o}}=0 \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 13 \\ & 30 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

$\left(^{*}\right)$ For supply voltages down to 2.5 V the output stages are in tristate condition and the status flag is set to low. Below 2.5 V the device operates in undefined condition

Table 6. Electrical Characteristcs (continued)
( $\mathrm{T}_{\mathrm{j}}=-40$ to $+150^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{S}}=5$ to 28 V )

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic inputs |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic Input Voltage High IN1, IN2, DI, EN |  | 2.14 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic Input Voltage Low IN1, IN2, DI, EN |  |  |  | 0.86 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Logic Input Voltage Hysteresis IN1, IN2, DI, EN |  | 0.1 |  | 0.6 | V |
| 1 | Logic Input Current IN1, IN2, DI | $\mathrm{V}_{1} \leq 1 \mathrm{~V}$ | -200 | -125 |  | $\mu \mathrm{A}$ |
| IEN | Logic Input Current EN | $\mathrm{V}_{\text {IEN }} \geq 1 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{dt}}$ | Detection Time EN, DI |  |  | 3 | 4 | $\mu \mathrm{s}$ |
| Power Outputs (OUT1, OUT2) |  |  |  |  |  |  |
| RS | Switch on Resistance LS | Rout-Vs, $\mathrm{V}_{\text {S }}>5 \mathrm{~V}$ |  | 150 | 250 | $\mathrm{m} \Omega$ |
|  | Switch on Resistance HS | Rout-gnd, $\mathrm{V}_{\text {S }}>5 \mathrm{~V}$ |  | 150 | 250 | $\mathrm{m} \Omega$ |
| IIoulmax | Switch-off Current (*) | $\begin{array}{r} -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<165^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{j}}<175^{\circ} \mathrm{C} \end{array}$ | 7.8 | $\begin{aligned} & 8.6 \\ & 2.5 \end{aligned}$ | 10.5(tbd) | $\begin{aligned} & \hline \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{a}}$ | Switch-off time |  | 12 | 17 | 22 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{b}}$ | Blanking time |  | 8 | 11.5 | 15 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{a}} / \mathrm{t}_{\mathrm{b}}$ | Tracking |  | 1.3 | 1.5 | 1.7 |  |
| Iloukl | Short circuit detection current (*) |  | 8.9 | 10.6 | - | A |
| slloukl | Short Circuit Current Trecking (*) |  | 1.3 | 2.0 | - | A |
| t | Reactivation time after internal shut down | Overcurrent- or overtemperature shut down to reactivation of the output stage |  |  | 200 | $\mu \mathrm{s}$ |
| IL | Leakage Current | Output stage switched off |  |  | 1 | mA |
| $\mathrm{V}_{\mathrm{FD}}$ | Free-wheel diode forward voltage | $\mathrm{IO}=3 \mathrm{~A}, \mathrm{~V}$ S $=0 \mathrm{~V}$ |  |  | 2 | V |
| ISF | Output,high" (SF not set) | $\mathrm{V}_{\mathrm{SF}}=5 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| ISF | Output,,low" (SF set) | $\mathrm{V}_{\text {SF }}=0.5 \mathrm{~V}$ | 350 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {SF }}=0.8 \mathrm{~V}$ | 400 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {SF }}=1 \mathrm{~V}$ | 400 |  |  | $\mu \mathrm{A}$ |
| Timing |  |  |  |  |  |  |
| f | Maximum PWM Frequency | min. operating time $10 \mu \mathrm{~s}$ Device can not be controlled with higher frequency (specify in max ratings?) |  | 2 | 30 | kHz |
| $\mathrm{f}_{S}$ | Switching Frequency during current limitation | $\mathrm{f}=1 /\left(\mathrm{t}_{\mathrm{a}}+\mathrm{t}_{\mathrm{b}}\right)$ |  | 20 | 50 | kHz |
| $\mathrm{t}_{\text {don }}$ | Output ON-delay | IN1 --> OUT1 or IN2 --> OUT2 |  | 3 | 7.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {doff }}$ | Output OFF-delay |  |  | 3 | 5 | $\mu \mathrm{s}$ |
| $\mathrm{tr}_{r}$ | Output rise time | OUT1H--> OUT1L, OUT2H--> OUT2L, <br> IOUT = 3 A <br> OUT1L--> OUT1H, OUT2L--> OUT2H |  | 1 | 5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Outout fall time |  |  | 1 | 3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {ddis }}$ | Disable Delay Time | DI --> OUTn, En --> OUTn |  | 3 | 7 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{dp}}$ | Power on Delay Time | $\mathrm{V}_{\mathrm{S}}=$ on --> output stage active |  |  | 1 | ms |
| terr | Delay time for fault detection |  | 1 |  | 6 | $\mu \mathrm{s}$ |

[^1] - lloumax

Figure 5. Output delay time


Figure 6. Disable delay time


Figure 7. Output switching time


Figure 8. Current values to be inserted after characterization


Figure 9.
Temperature-depending current-limitation
Maximum rating for junction temperature
for $<1$ s $175^{\circ} \mathrm{C}$
Overtemperature switch-off
$>\operatorname{typ} .175^{\circ} \mathrm{C}$
Switch-off current in case of current limitation
typ. 8.6A Tj < typ. $165^{\circ} \mathrm{C}$
For typical $165^{\circ} \mathrm{C}<\mathrm{Tj}<175^{\circ} \mathrm{C}$ the maximum current decreases


## Table 5. Electrical Characteristics (continued)

## Spi Interface

The timing of L9929 is defined as follows:

- The change at output (SO) is forced by the rising edge of the SCK signal.
- The input signal $(\mathrm{SI})$ is taken over on the falling edge of the SCK signal.
- $\overline{\mathrm{SS}}=$ active without any clocks at SCK is not allowed
- The data received during a writing access is taken over into the internal registers on the rising edge of the $\overline{\mathrm{SS}}$ signal, if exactly 16 SPI clocks have been counted during $\overline{\mathrm{SS}}$ = active.

Figure 10.


Table 5. Electrical Characteristcs

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input SCK (SPI clock input) |  |  |  |  |  |  |
| V SCKL | Low Level |  |  |  | 1 | V |
| V SCKH | High Level |  | 2 |  |  | V |
| $\Delta \mathrm{V}_{\text {SCK }}$ | Hysteresis |  | 0.1 |  | 0.4 | V |
| Csck | Input Capacity |  |  |  | 10 | pF |
| -Isck | Input Current | Pull up current source connected to $\mathrm{V}_{\mathrm{S}}$ |  | 20 | 50 | $\mu \mathrm{A}$ |
| Input $\overline{\mathbf{S S}}$ (Slave select signal) |  |  |  |  |  |  |
| VSSL | Low Level | L9929 is selected |  |  | 1 | V |
| $\mathrm{V}_{\text {SSH }}$ | High Level |  | 2 |  |  | V |
| $\Delta V_{\text {SS }}$ | Hysteresis |  | 0.1 |  | 0.4 | V |
| Css | Input Capacity |  |  |  | 10 | pF |
| -Iss | Input Current | Pull up current source connected to $V_{S}$ |  | 20 | 50 | $\mu \mathrm{A}$ |
| Input SI (SPI data input) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {SIL }}$ | Low Level |  |  |  | 1 | V |
| $\mathrm{V}_{\text {SIH }}$ | High Level |  | 2 |  |  | V |
| $\Delta \mathrm{V}_{\mathrm{SI}}$ | Hysteresis |  | 0.1 |  | 0.4 | V |
| $\mathrm{C}_{\text {SI }}$ | Input Capacity | Guaranteed by design |  |  | 10 | pF |
| ${ }^{-I} \mathrm{I}$ | Input Current | Pull up current source connected to $V_{S}$ |  | 20 | 50 | $\mu \mathrm{A}$ |
| Output SO (Tristate output of the L9929 (SPI output); On active reset (DI) output SO is in tristate.) |  |  |  |  |  |  |
| VSOL | Low Level | Iso $=2 \mathrm{~mA}$ |  |  | 1 | V |
| VSOH | High Level | ISO $=-2 \mathrm{~mA}$ | 2 |  |  | V |
| Cso | Capacity | Capacity of the pin in tristate |  |  | 10 | pF |
| -Iso | Leakage Current | In tristate | -10 |  | 10 | $\mu \mathrm{A}$ |
| Input DMS (Supply-Input for the SPI-Inteface and Selection Pin for SPI- or SF-Mode) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{i}}$ | Input Voltage | SPI-Mode Status-Flag-Mode | 4.5 |  | 0.8 | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{c}}$ | Input Current | SPI-Mode |  |  | 10 | mA |
| Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {cyc }}$ | Cycle-Time (1) |  | 200 |  |  | ns |
| $\mathrm{t}_{\text {lead }}$ | Enable Lead Time (2) |  | 100 |  |  | ns |
| tlag | Enable Lag Time (3) |  | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{v}}$ | Data Valid CL $=40 \mathrm{pF}$ (4) <br> Data Valid CL $=200 \mathrm{pF}$ <br> (referred to L9929) |  |  |  | $\begin{gathered} 40 \\ 150 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {su }}$ | Data Setup Time (5) (referred to master) |  | 50 |  |  | ns |
| th | Data Hold Time (6) |  | 20 |  |  | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable Time (7) (referred to L9929) |  |  |  | 100 | ns |

Table 5. Electrical Characteristcs (continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{dt}}$ | Transfer Delay (8) (referred to master) |  | 150 |  |  | ns |
| tsCKH | Serial clock high time (9) (referred to master) |  | 50 |  |  | ns |
| tSCKL | Access time (10) (referred to master) |  | 8.35 |  |  | $\mu \mathrm{s}$ |
|  | Clock inactive before chipselect becomes valid (11) |  | 200 |  |  | ns |
|  | Clock inactive after chipselect becomes valid (12) |  | 200 |  |  | ns |
| $\mathrm{trs}^{\text {s }}$ | Rise-, fall time | Load on SO 50pF | 20 |  |  | ns |
| TIMING |  |  |  |  |  |  |
|  | Diagnostic Threshold (Open Load Detection DMS > 3.1V, EN < 18V and/or DI > 2V) |  |  |  |  |  |
| Vout1 Vout2 |  | Load is available | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Vout1 Vout2 |  | Load is missing | 1 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{S}} \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Iout2 Iout1 | Diagnostic Current | DMS > 3.1V, EN < 0.8 V <br> $\mathrm{EN}<18 \mathrm{~V}$ and/or $\mathrm{DI}>2 \mathrm{~V}$ | $\begin{aligned} & \hline 700 \\ & 1000 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1500 \end{aligned}$ | $\begin{aligned} & 1350 \\ & 2000 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | Tracking Diagnostic Current | Iout1 / Iout2 | 1.4 | 1.5 | 1.6 |  |
| $t_{D}$ | Delay Time | * After disabling the device, the load has to be demagnetized during tD ,to avoid erroneous OL detection | 30 |  | 100 | ms |

## 3 Truth Table

## Table 7. Truth Table

| Pos. | DI | EN | IN1 | IN2 | OUT1 | OUT2 | SF ${ }^{\text {3) }}$ | SPI 4) <br> DIA_REG |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1. Forward | L | H | H | L | H | L | H |  |
| 2. Reverse | L | H | L | H | L | H | H |  |
| 3. Free-wheeling low | L | H | L | L | L | L | H |  |
| 4. Free-wheeling high | L | H | H | H | H | H | H |  |
| 5. Disable | H | X | X | X | Z | Z | L |  |
| 6. Enable | X | L | X | X | Z | Z | Z |  |
| 7. IN1 disconnected | L | H | Z | X | H | X | H |  |
| 8. IN2 disconnected | L | H | X | Z | X | H | L |  |
| 9. DI disconnected | Z | X | X | X | Z | Z | L |  |
| /Encoding |  |  |  |  |  |  |  |  |
| of Failures |  |  |  |  |  |  |  |  |
| 10. EN disconnected | X | Z | X | X | Z | Z | L |  |
| 11. Current limit. active | L | H | X | X | Z | Z | H |  |
| 12. Undervoltage active |  |  |  |  |  |  |  |  |
| 13.) | X | X | X | X | Z | Z | L |  |
| 13. Overtemperature ${ }^{\text {2.) }}$ | X | X | X | X | Z | Z | L |  |
| 14. Overcurrent ${ }^{\text {2.) }}$ | X | X | X | X | Z | Z | L |  |

1.) In case of undervoltage tristate and status-flag are reset automatically.
2.) Whenever overcurrent or overtemperature is detected, the fault is stored (i.e. status-flag remains low).

The tristate conditions and the status-flag ${ }^{3)}$ are reset via DI or EN.
L = Low
H = High
X = High or Low
Z = High impedance
(all output stage transistors are switched off in static state. For more inform. see next page )
Overcurrent: IOUT1,2 >10.6 A
Overtemperature: $\quad \mathrm{T}_{\mathrm{j}} \quad>175^{\circ} \mathrm{C}$
Undervoltage: $\quad V_{\text {Vs-GND }} \quad<4.5 \mathrm{~V} \quad$ (at least down to 2.5 V )
3.) If Mode "Status-Flag" is selected (see chapter "Diagnostic / Status-Flag")
4.) If Mode „SPI-Diagnosis is selected (see chapter "Diagnostic / SPI-Interface")

## Description of the state „Z"

The state „Z" has, depending on the previous operating condition different meaning.

1. dynamical
I. e. the inductive load is current carrying and is switched off according to Pos. $5,6,9,10,11,12,13$, or 14 of the truth table
a.) All output stage transistors are switched off.
b.) The current flow is continued via the free wheeling diodes.
c.) Free wheeling is detected by a negative voltage-level at OUn.
d.) Switch on of the parallel-transistor of the current carrying diode.
f.) Free wheeling is finshed, if the voltage-level on OUn is positive again.
2. statical
g.) all output-stages switched off.

Figure 11.


## 4 Diagnostic

The Diagnosis-Mode can be selected between SPI-Diagnosis and Status-Flag Diagnosis.
The choise of the Diagnosis-Mode is selected by the voltage-level on pin 12 (DMS Diagnosis Mode Selection).

$$
\begin{array}{ll}
\text { DMS }=\text { GND } & \text { Status-Flag } \\
\text { DMS }=\text { Vcc } & \text { SPI-Diagnostic }
\end{array}
$$

For the connection of pins SI, SO, SS and SCK/SF see Fig. 13 respectively Fig. 14.

### 4.1 Status-Flag

The Status-Flag showes the condition „tristate".
At the following fault-cases the output-stages switches in tristate and set the status-flag from high to low.

- Short circuit of OUT1 or OUT2 against $\mathrm{V}_{\mathrm{S}}$ or GND
- Short circuit between OUT1 and OUT2
- Overcurrent
- Overtemperature
- Undervoltage on $\mathrm{V}_{\mathrm{S}}$

In cause of short circuit or overcurrent, the fault will be stored.
The output stage switches in tristate and the status-flag is set from high level to low-level if the specified value is exceeded.
If the voltage level changes from high to low on DI or from low to high on EN, the output stage switches on again and the status-flag is reset to high-level.
In cause of overtemperature the fault will be stored.
The output stage switches in tristate and the status-flag is set from high level to low-level if the specified value is exceeded.
If the voltage level changes from high to low on DI or from low to high on EN, the output stage switches on again and the status-flag is reset to high-level.
In cause of undervoltage on $V_{\text {Batt }}$ the output stage switches in tristate and the status-flag is set from high level to low-level if the specified value is fallen. If the voltage has risen about the specified value again, the output stage switches on again and the status-flag is reset to high-level.
The maximum current which can flow under normal operating conditions is limited to typical $I_{\text {max. }}=8.6 \mathrm{~A}$. When the maximum current value is reached, the output stages are switched tristate for a fixed time. According to the time-constant the current decreases exponentially until the next switch-on occurs. At the end if the fixed time the output stage switches on again and the status-flag is reset to high-level.

## 5 SPI-INTERFACE

### 5.1 General Discription

The serial SPI interface establishes a communication link between L9929 and the systems microcontroller. L9929 always operates in slave mode whereas the controller provides the master function.
The maximum baud rate is 2 MBaud (200pF).
Applying an active slave select signal at SS L9929 is selected by the SPI master. SI is the data input (Slave In), SO the data output (Slave Out). Via SCK (Serial Clock Input) the SPI clock is provided by the master.

In case of inactive slave select signal (High) the data output SO goes into tristate.

Figure 12.


### 5.2 Power Supply of the SPI-Interface

SPI-Logic and I/O-Pins are alternativ supplied from DMS or Vcc internal, depending on which voltage is higher. That is why diagnosis of the EN-/DI-Pins is always possible, even in case of missing H-Bridge-power supply e.g. during „,Vorlaut/Nauchlauf".

### 5.3 Characteristics of the SPI Interface

1) When DMS is $>3.1 \mathrm{~V}$, the SPI is active, independent of the state of EN or DI and the voltage on $\mathrm{V}_{\mathrm{S}}$. During active reset conditions ( $\mathrm{DMS}<2.5 \mathrm{~V}$ ) the SPI is driven into its default state. When reset becomes inactive, the state machine enters into a waitstate for the next instruction.
2) If the slave select signal at $S S$ is inactive (high), the state machine is forced to enter the waitstate, i.e. the state machine waits for the following instruction.
3) During active (low) state of the select signal SS the falling edge of the serial clock signal SCK will be used to latch the input data at SI. Output data at SO are driven with the rising edge of SCK. Further processing of the data according to the instruction (i.e. modification of internal registers) will be triggered by the rising edge of the SS signal. (-> See Note)
4) Chipaddress: In order to establish the option of extended addressing the uppermost two bits of the instruc-tion-byte (i.e the first two SI-bits of a Frame ) are reserved to send a chipaddress. To avoid a busconflict the output SO must stay high impedant during the addressing phase of a frame (i.e. until the addressbits are recognised as valid chipaddress). This tristate behavior should be realised in any case, regardless wether the extended addressoption is used or not. If the chipaddress does not match, the according access will be ignored and SO remains high impedant for the complete frame regardless which frametype is applied.
5) Check byte: Simultaneously to the receipt of an SPI instruction L9929 transmitts a check byte via the output SO to the controller. This byte indicates regular or irregular operation of the SPI. It contains an initial bitpattern and a flag indicating an invalid instruction of the previous access.
6) On the read access the databits at the SPI input SI are rejected.
7) Invalid instruction/access: An instruction is invalid, if one of the following conditions is fulfilled:

- An unused instruction code is detected (see tables with SPI instructions).
- In case the previous transmission is not completed in terms of internal data processing. (Violation of the minimum Access-Time.)
- In case of the previous transmission has detected more than 16 SCK pulses
- Reset has occurred (Undervoltage on DMS)

If an invalid instruction is detected, any modifications on registers of L9929 are not allowed.
In case an unused instruction code occured the databyte "ffh ex" will be transmitted after having sent the check byte.
In addition any access is invalid if the number of SPI clock pulses (falling edge) counted during active SS differs from exactly 16 clock pulses (-> See Note).

### 5.4 SPI Communication

Figure 13. Reading access / 8 bit


### 5.5 SPI Instruction

The uppermost 2 bit of the instruction byte contains the chipadress. The chipaddress of L9929 is 00 .

| MSB |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | INSTR5 | INSTR4 | INSTR3 | INSTR2 | INSR1 | INSR0 |


| SPI Instruction | Encoding |  | Description |
| :--- | :---: | :---: | :--- |
|  | bit 7,6 <br> CPAD1,0 | bit 5,4,3,2,1,0 <br> INSTR(5...0) |  |
| RD_IDENT | 00 | 000000 |  |
| RD_VERSION | 00 | 000011 | Read version |
|  |  |  |  |
| RD_DIA | 00 | 001001 | Read DIA_REG |
|  |  | All others | No function |

### 5.6 Reset of the Diagnostic Register DIA_REG

On the following conditions DIA_REG is reset:

- With the rising edge of the SS-signal after the SPI-Instruction RD_DIA (only if error free while SS, new errors will actualize DIA_REG with the rising edge of SS).
- When the voltage on DMS exceeds the threshold for detecting SPI-Mode. (after undervoltage condition or after power up)
-     - If VS rises over about the undervoltage level, the Bits of DIA_REG are restored (when VS internal or DMS > 3,1V)


## Verification byte:

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 |  | 5 | 4 | 3 | 2 | 1 | 0 |
| Z | Z |  | 1 | 0 | 1 | 0 | 1 | TRANS_F |
| Bit | Name |  |  | Description |  |  |  |  |
| 0 | TRANS_F |  |  | Bit $=1$ : error detected during previous transfer Bit $=0$ : previous transfer was recognised as valid |  |  |  |  |
| 1 |  |  |  | Fixed to High |  |  |  |  |
| 2 |  |  |  | Fixed to Low |  |  |  |  |
| 3 |  |  |  | Fixed to High |  |  |  |  |
| 4 |  |  |  | Fixed to Low |  |  |  |  |
| 5 |  |  |  | Fixed to High |  |  |  |  |
| 6 |  |  |  | Send as high impedance |  |  |  |  |
| 7 |  |  |  | Send as high impedance |  |  |  |  |

### 5.7 Diagnostics/Encoding of Failures

Description of the SPI Registers (SPI Instructions: RD_DIA)

| Register | DIA_REG |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| Active | OT | CurrRed |  | CurrLim | DIA21 | DIA20 | Dia11 | DIA10 |
| State of Reset: FFH |  |  |  |  |  |  |  |  |
| Access by Controller: Read only |  |  |  |  |  |  |  |  |
| Bit | Name |  | Description |  |  |  |  |  |
| 0 | DIA 10 |  | Diagnosis-Bit1 of OUT1 |  |  |  |  |  |
| 1 | DIA 11 |  | Diagnosis-Bit2 of OUT1 |  |  |  |  |  |
| 2 | DIA 20 |  | Diagnosis-Bit1 of OUT2 |  |  |  |  |  |
| 3 | DIA 21 D |  | Diagnosis-Bit2 of OUT2 |  |  |  |  |  |
| 4 | CurrLim |  | Is set to „0" in case of current limitation |  |  |  |  |  |
| 5 | CurrRed ${ }^{\text {a }}$ |  | Is set to „0" in case of temperature dependet current limitation |  |  |  |  |  |
| 6 | OT |  | Is set to „0" in case of overtemperature |  |  |  |  |  |
| 7 | Active |  | Shows the wired-or state of the Pins EN and DI |  |  |  |  |  |


| Encoding of the Diagnostic Bits of the Output-Stages OUT1 and OUT2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| DIA21 | DIA20 | DIA11 | DIA10 |  |
| - | - | 0 | 0 | Short circuit over load (SCOL) |
| - | - | 0 | 1 | Short circuit to battery on OUT1 (SCB1) |
| - | - | 1 | 0 | Short circuit to ground on OUT1 (SCG1) |
| - | - | 1 | 1 | No error detected on OUT1 |
| 0 | 0 | - | - | Open load |
| 0 | 1 | - | - | Short circuit to battery on OUT2 (SCB2) |
| 1 | 0 | - | - | Short circuit to ground on OUT2 (SCG2) |
| 1 | 1 | - | - | No error detected on OUT2 |


| 0 | 0 | 0 | 0 | Undervoltage on Pin $\mathrm{V}_{\mathrm{S}}$ |
| :--- | :--- | :--- | :--- | :--- |

Description of DIA_REG Bit7

| EN | DI | DIA_REG Bit7 |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

### 5.8 Device Identifier and Revision Number

The IC's identifier is used for production test purposes and features plug \& play functionality depending on the systems software release. It is made up on a device-number and a revision number each one read-only accessible via standardised instructions.
The Device number is defined once to allow indentification of different IC-Types by software.
The Revision number may be utilised to distinguish different states of hardware. The contents is divided into an upper 4 bit field reserved to define revisions correspondending to specific softwarereleases. The lower 4 bit field is utilised to indentify the actual maskset.
Both (SWR and MSR) will start with 0000b and are increased by 1 every time an according modification of the hardware is introduced.

### 5.9 Reading the IC Identifier (SPI Instruction: RD_IDENT):

| IC Identifier1 (Device ID) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ID7 | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 |
| Bit | Description |  |  |  |  |  |  |
| $7 \ldots 0$ | ID $(7 \ldots 0)$ |  | ID-No.: 10100001 |  |  |  |  |

### 5.10 Reading the IC revision number (SPI Instruction: RD_VERSION):

| IC's revision number |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SWR3 | SWR2 | SWR1 | SWR0 | MSR3 | MSR2 | MSR1 | MSR0 |
| Bit | Name |  | Description |  |  |  |  |
| 7... 4 | SWR(3...0) |  | Revision corresponding to Software release: 0Hex |  |  |  |  |
| 3... 0 | MSR(3...0) |  | Revision corresponding to Maskset: 8Hex |  |  |  |  |

Figure 14. Application example with SPI-Interface


Figure 15. Application example with Status-Flag


Figure 16. Application examples for Overvoltage- and Reverse-Voltage Protection

Version 1 REVERSE POLARITY PROTECTION VIA MAIN RELAIS


Version 2 REVERSE POLARITY PROTECTION VIA ACTIVE DIODE


## 6 ESD-SOLIDITY

The connection pins of the IC have to be protected against Electrostatic Discharge ESD) by suitable integrated protection structures.
The integrated circuit has to meet the demand of the „Human-Body-Model" with $\mathrm{V}_{\mathrm{C}}= \pm 4 \mathrm{kV}$
$\mathrm{C}=100 \mathrm{pF}$ and $\mathrm{R} 2=1,5 \mathrm{k} \Omega$ ( $330 \Omega$ for OUT1 and OUT2).
Thereby any defect or destruction of the integrated circuit must not occur.
The protection structures realized to reach the ESD-strength have to be coordinated.
The ESD-strength has to be verified by the test circuit given as below.
Figure 17.


For the Pins 4, 5, 6, 7, 14 and 15
$\mathrm{U}_{\mathrm{C}}= \pm 4 \mathrm{kV}$
$\mathrm{R}_{1}=100 \mathrm{k} \Omega$
$\mathrm{R}_{2}=330 \Omega$
$C=100 \mathrm{pF}$
Number of pulses each pin: 18
Frequency: 1Hz
Arrangement and performance:
The requirements of MIL883D Methode 3015 have to be fulfilled.

## 7 ISO-PULSES

In the main-power-supply-system disturbance transients according to ISO 7637-1 First Edition 1990-06-01 may occur

By means of external components (see Fig. 12) the following maximum ratings of the IC will not be exceeded.

| statical | -1 V |
| :--- | :--- |
| dynamical for $\mathrm{t}<500 \mathrm{~ms}$ | -2 V |

APPENDIX A

|  | OUT1 | OUT2 |  |
| :--- | :---: | :---: | :--- |
| Load available | 1 | 1 |  |
| Open Load | 1 | 0 |  |
| SC -> GND on OUT1 with Load | 0 | 0 | SC detected on normal operation |
| SC -> GND on OUT2 with Load | 0 | 0 | SC detected on normal operation |
| SC -> UB on OUT1 with Load | 1 | 1 | SC detected on normal operation |
| SC -> UB on OUT2 with Load | 1 | 1 | SC detected on normal operation |
| SC -> GND on OUT1 Open Load | 0 | 0 | OL not detected Double Fault |
| SC -> GND on OUT2 Open Load | 1 | 0 | OL detected |
| SC -> UB on OUT1 Open Load | 1 | 0 | OL detected |
| SC -> UB on OUT2 Open Load | 1 | 1 | OL not detected Double Fault |

Figure 18.


## 8 APPENDIX B

Figure 19. Voltage Supply of SPI-Logic and EN/DI-Logic


## 9 Package Information

Figure 20. PowerSO20 Mechanical Data \& Package Dimensions

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 3.6 |  |  | 0.142 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| a2 |  |  | 3.3 |  |  | 0.130 |
| a3 | 0 |  | 0.1 | 0.000 |  | 0.004 |
| b | 0.4 |  | 0.53 | 0.016 |  | 0.021 |
| c | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| D (1) | 15.8 |  | 16 | 0.622 |  | 0.630 |
| D1 (2) | 9.4 |  | 9.8 | 0.370 |  | 0.386 |
| E | 13.9 |  | 14.5 | 0.547 |  | 0.570 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| E1 (1) | 10.9 |  | 11.1 | 0.429 |  | 0.437 |
| E2 |  |  | 2.9 |  |  | 0.114 |
| E3 | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| G | 0 |  | 0.1 | 0.000 |  | 0.004 |
| H | 15.5 |  | 15.9 | 0.610 |  | 0.626 |
| h |  |  | 1.1 |  |  | 0.043 |
| L | 0.8 |  | 1.1 | 0.031 |  | 0.043 |
| N | $8^{\circ}$ (typ.) |  |  |  |  |  |
| S | $8^{\circ}$ (max. ) |  |  |  |  |  |
| T |  | 10 |  |  | 0.394 |  |

(1) "D and E1" do not include mold flash or protusions.

- Mold flash or protusions shall not exceed $0.15 \mathrm{~mm}(0.006$ ")
- Critical dimensions: "E", "G" and "a3".
(2) For subcontractors, the limit is the one quoted in jedec MO-166

PowerSO20


Figure 21. PowerSSO24 Mechanical Data \& Package Dimensions

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 2.15 |  | 2.47 | 0.084 |  | 0.097 |
| A2 | 2.15 |  | 2.40 | 0.084 |  | 0.094 |
| a1 | 0 |  | 0.075 | 0 |  | 0.003 |
| b | 0.33 |  | 0.51 | 0.013 |  | 0.020 |
| c | 0.23 |  | 0.32 | 0.009 |  | 0.012 |
| D $^{(1)}$ | 10.10 |  | 10.50 | 0.398 |  | 0.413 |
| E $^{(1)}$ | 7.4 |  | 7.6 | 0.291 |  | 0.299 |
| e |  | 0.8 |  |  | 0.031 |  |
| e3 |  | 8.8 |  |  | 0.346 |  |
| G |  |  | 0.10 |  |  | 0.004 |
| G1 |  |  | 0.06 |  |  | 0.002 |
| H | 10.10 |  | 10.50 | 0.398 |  | 0.413 |
| h |  |  | 0.40 |  |  | 0.016 |
| L | 0.55 |  | 0.85 | 0.022 |  | 0.033 |
| N | $10^{\circ}(m a x)$ |  |  |  |  |  |
| X | 4.10 |  | 4.70 | 0.161 |  | 0.185 |
| Y | 6.50 |  | 7.10 | 0.256 |  | 0.279 |

(1) "D and E1" do not include mold flash or protusions. Mold flash or protusions shall not exceed $0.15 \mathrm{~mm}(0.006$ )
(2) No intrusion allowed inwards the leads
(3) Flash or bleeds on exposed die pad shall not exceed 0.4 mm per side

| OUTLINE AND |
| :---: |
| MECHANICAL DATA |



7412828 A

21/23

## 10 Revision History

Table 8. Revision History

| Date | Revision | Description of Changes |
| :---: | :---: | :--- |
| 07-Mar-2005 | 1 | First Issue |
| 13-May-2005 | 2 | Add package PowerSSO24 |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2005 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com


[^0]:    This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

[^1]:    $\left(^{*}\right)$ In case of SC OUTx to gnd resp. to VS the SC switch off current is always higher than the start value of current regulation ( $\Delta$ Iloukl = |IOUK

