

## 8-Bit Serial-Input DMOS Power Driver

#### Features and Benefits

- 50 V minimum output clamp voltage
- 150 mA output current (all outputs simultaneously)
- 5  $\Omega$  typical  $r_{DS(on)}$
- Low power consumption
- Replacement for TPIC6B595N and TPIC6B595DW

#### Packages:





18-pin DIP (A package)

20-pin SOICW (LW package)

Not to scale

#### REGISTER CLEAR (ACTIVE LOW) LOGIC Vdd∢ SUPPLY CLOCK SERIAL SERIAL SERIAL-PARALLEL SHIFT REGISTER DATA IN DATA OUT STROBE D-TYPE LATCHES OUTPUT ENABLE (ACTIVE LOW) GROUND GROUND $\cap$ HHQ Q Ċ OUT 0 OUTN Dwg. FP-013-4

Grounds (terminals 10, 11, and 19) must be connected together externally.

26185 122D

#### Description

The A6B595 combines an 8-bit CMOS shift register and accompanying data latches, control circuitry, and DMOS power driver outputs. Power driver applications include relays, solenoids, and other medium-current or high-voltage peripheral power loads.

The serial-data input, CMOS shift register and latches allow direct interfacing with microprocessor-based systems. Serialdata input rates are over 5 MHz. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

A CMOS serial-data output enables cascade connections in applications requiring additional drive lines. Similar devices with reduced  $r_{DS(on)}$  are available as the A6595.

The A6B595 DMOS open-drain outputs are capable of sinking up to 500 mA. All of the output drivers are disabled (the DMOS sink drivers turned off) by the OUTPUT ENABLE input high. Copper lead frames, reduced supply current requirements, and low on-state resistance allow both devices to sink 150 mA from all outputs continuously, to ambient temperatures over 85°C.

The A6B595 is furnished in a 20-pin dual in-line plastic package and a 20-pin wide-body, small-outline plastic package (SOICW) with gull-wing leads. The Pb (lead) free versions (suffix -T) have 100% matte tin leadframe plating.

#### Functional Block Diagram

#### **Selection Guide**

Part Number	Package	Packing
A6B595KA-T	18-pin DIP	18 pieces per tube
A6B595KLW-T	20-pin SOICW	37 pieces per tube
A6B595KLWTR-T	20-pin SOICW	1000 pieces per reel

#### **Absolute Maximum Ratings**


Characteristic	Symbol	Notes	Rating	Units
Logic Supply Voltage	V <sub>DD</sub>		7	V
Output Voltage	Vo		50	V
Input Voltage Range	VI		-0.3 to 7.0	V
Output Drain Current	Ι <sub>Ο</sub>	Continuous; each output, all outputs on	150	mA
	I <sub>OM</sub>	Peak; pulse duration 100 µs, duty cycle 2%	500	mA
Single-Pulse Avalanche Energy	E <sub>AS</sub>		30	mJ
Operating Ambient Temperature	T <sub>A</sub>	Range K	-40 to 85	°C
Maximum Junction Temperature	T <sub>J</sub> (max)		150	°C
Storage Temperature	T <sub>stg</sub>		-65 to 150	°C

Caution: These CMOS devices have input static protection (Class 3) but are still susceptible to damage if exposed to extremely high static electrical charges.

#### **Thermal Characteristics**

Characteristic	Symbol	Test Conditions*	Value	Units
Package Thermal Resistance		Package A, 1-layer PCB with copper limited to solder pads	65	°C/W
	$R_{\theta JA}$	Package LW, 1-layer PCB with copper limited to solder pads	90	°C/W

\*Additional thermal information available on the Allegro website






## A6B595

## 8-Bit Serial-Input DMOS Power Driver

#### **PIN-OUT DIAGRAM**



Note that the A package (DIP) and the LW package (SOIC) are electrically identical and share a common terminal number assignment.

#### **TERMINAL DESCRIPTIONS**

Terminal No.	Terminal Name	Function
1	NC	No internal connection.
2	LOGIC SUPPLY	(V <sub>DD</sub> ) The logic supply voltage (typically 5 V).
3	SERIAL DATA IN	Serial-data input to the shift-register.
4-7	OUT <sub>0-3</sub>	Current-sinking, open-drain DMOS output terminals.
8	CLEAR	When (active) low, the registers are cleared (set low).
9	OUTPUT ENABLE	When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked).
10	GROUND	Reference terminal for output voltage measurements (OUT <sub>0-3</sub> ).
11	GROUND	Reference terminal for output voltage measurements (OUT <sub>0-7</sub> ).
12	STROBE	Data strobe input terminal; shift register data is latched on rising edge.
13	CLOCK	Clock input terminal for data shift on rising edge.
14-17	OUT <sub>4-7</sub>	Current-sinking, open-drain DMOS output terminals.
18	SERIAL DATA OUT	CMOS serial-data output to the following shift register.
19	GROUND	Reference terminal for input voltage measurements.
20	NC	No internal connection.


NOTE — Grounds (terminals 10, 11, and 19) must be connected together externally.




## A6B595

## 8-Bit Serial-Input DMOS Power Driver


LOGIC INPUTS



#### DMOS POWER DRIVER OUTPUT



### SERIAL DATA OUT



#### **RECOMMENDED OPERATING CONDITIONS**

over operating temperature range

Logic Supply Voltage Range, V <sub>DD</sub>	4.5 V to 5.5 V
High-Level Input Voltage, VIH	≥ 0.85V <sub>DD</sub>
Low-level input voltage, V <sub>IL</sub>	≤ 0.15V <sub>DD</sub>

Data	Clock	S	hift F	Regis	ter C	onter	nts	Serial Data			Lat	ch Co	onten	ts		Output		Out	put (	Conte	nts	
Input	Input	I <sub>0</sub>	I <sub>1</sub>	l <sub>2</sub>		I <sub>6</sub>	I <sub>7</sub>	Output	Strobe	I <sub>0</sub>	I <sub>1</sub>	l <sub>2</sub>		1 <sub>6</sub>	l <sub>7</sub>	Enable	I <sub>0</sub>	۱ <sub>1</sub>	l <sub>2</sub>		I <sub>6</sub>	I <sub>7</sub>
н		Н	$R_0$	$R_1$		$R_5$	$R_6$	R <sub>6</sub>														
L		L	$R_0$	$R_1$		$R_5$	$R_6$	R <sub>6</sub>														
х	L	$R_0$	$R_1$	$R_2$		$R_6$	R <sub>7</sub>	R <sub>7</sub>														
		х	х	Х		Х	Х	Х		R <sub>0</sub>	$R_1$	$R_2$		$R_6$	R <sub>7</sub>							
		P <sub>0</sub>	P <sub>1</sub>	$P_2$		$P_6$	P <sub>7</sub>	P <sub>7</sub>	Г	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>		$P_6$	P <sub>7</sub>	L	P <sub>0</sub>	Р <sub>1</sub>	P <sub>2</sub>		$P_6$	P <sub>7</sub>
										х	х	Х		х	х	н	Н	Н	Н		Н	Н

### TRUTH TABLE

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State




# ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ , $V_{DD} = 5$ V, $t_{ir} = t_{if}$ 10 ns (unless otherwise specified).

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Breakdown Voltage	V <sub>(BR)DSX</sub>	I <sub>O</sub> = 1 mA	50	—	—	V
Off-State Output Current	I <sub>DSX</sub>	V <sub>O</sub> = 40 V, V <sub>DD</sub> = 5.5 V	_	0.1	5.0	μA
		V <sub>O</sub> = 40 V, V <sub>DD</sub> = 5.5 V, T <sub>A</sub> = 125°C	_	0.15	8.0	μA
Static Drain-Source On-State Resistance	r <sub>DS(on)</sub>	I <sub>O</sub> = 100 mA, V <sub>DD</sub> = 4.5 V		4.2	5.7	Ω
		I <sub>O</sub> = 100 mA, V <sub>DD</sub> = 4.5 V, T <sub>A</sub> = 125°C		6.8	9.5	Ω
		I <sub>O</sub> = 350 mA, V <sub>DD</sub> = 4.5 V (see note)	_	5.5	8.0	Ω
Nominal Output Current	I <sub>ON</sub>	V <sub>DS(on)</sub> = 0.5 V, T <sub>A</sub> = 85°C	_	90	_	mA
Logic Input Current	I <sub>IH</sub>	$V_{I} = V_{DD} = 5.5 V$		_	1.0	μΑ
	I <sub>IL</sub>	V <sub>I</sub> = 0, V <sub>DD</sub> = 5.5 V		_	-1.0	μA
SERIAL-DATA Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -20 μA, V <sub>DD</sub> = 4.5 V	4.4	4.49		V
		I <sub>OH</sub> = -4 mA, V <sub>DD</sub> = 4.5 V	4.0	4.2		V
	V <sub>OL</sub>	I <sub>OL</sub> = 20 μA, V <sub>DD</sub> = 4.5 V		0.005	0.1	V
		I <sub>OL</sub> = 4 mA, V <sub>DD</sub> = 4.5 V	_	0.3	0.5	V
Prop. Delay Time	t <sub>PLH</sub>	I <sub>O</sub> = 100 mA, C <sub>L</sub> = 30 pF		150	_	ns
	t <sub>PHL</sub>	I <sub>O</sub> = 100 mA, C <sub>L</sub> = 30 pF		90		ns
Output Rise Time	tr	I <sub>O</sub> = 100 mA, C <sub>L</sub> = 30 pF		200	_	ns
Output Fall Time	t <sub>f</sub>	I <sub>O</sub> = 100 mA, C <sub>L</sub> = 30 pF		200	_	ns
Supply Current	I <sub>DD(OFF)</sub>	V <sub>DD</sub> = 5.5 V, Outputs OFF		20	100	μΑ
	I <sub>DD(ON)</sub>	V <sub>DD</sub> = 5.5 V, Outputs ON	—	150	300	μA
	I <sub>DD(fclk)</sub>	$f_{clk}$ = 5 MHz, C <sub>L</sub> = 30 pF, Outputs OFF		0.4	5.0	mA

Typical Data is at  $V_{DD} = 5$  V and is for design information only.

NOTE — Pulse test, duration 100 µs, duty cycle 2%.





#### TIMING REQUIREMENTS and SPECIFICATIONS

(Logic Levels are  $V_{DD}$  and Ground)

A. Data Active Time Before Clock Pulse	
(Data Set-Up Time), t <sub>su(D)</sub>	20 ns
B. Data Active Time After Clock Pulse	
(Data Hold Time), t <sub>h(D)</sub>	20 ns
C. Clock Pulse Width, t <sub>w(CLK)</sub>	
<b>D.</b> Time Between Clock Activation	
and Strobe, t <sub>su(ST)</sub>	50 ns
E. Strobe Pulse Width, t <sub>w(ST)</sub>	50 ns
E Outrout English Dulag Width 4	. <b>4.5 µs</b>
<b>F.</b> Output Enable Pulse Width, t <sub>w(OE)</sub>	•


Serial data present at the input is transferred to the shift register on the rising edge of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT.

Information present at any register is transferred to the respective latch on the rising edge of the STROBE input pulse (serial-to-parallel conversion).

When the OUTPUT ENABLE input is high, the output source drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.




TEST CIRCUITS



 $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{AV}/2$ 

### Single-Pulse Avalanche Energy Test Circuit and Waveforms

LOGIC SYMBOL




Dwg. FP-043




## 8-Bit Serial-Input DMOS Power Driver

Package A, 18-Pin DIP



Package LW, 20-Pin SOICW





Copyright ©1999-2008, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website: www.allegromicro.com

