### 1.2A, 2MHz Automotive Buck Switching Regulator

The NCV890101 is a fixed-frequency, monolithic, Buck switching regulator intended for Automotive, battery-connected applications that must operate with up to a 36 V input supply. The regulator is suitable for systems with low noise and small form factor requirements often encountered in automotive driver information systems. The NCV890101 is capable of converting the typical 4.5 V to 18 V automotive input voltage range to outputs as low as 3.3 V at a constant switching frequency above the sensitive AM band, eliminating the need for costly filters and EMI countermeasures. Two pins are provided to synchronize switching to a clock, or to another NCV890101. The NCV890101 also provides several protection features expected in Automotive power supply systems such as current limit, short circuit protection, and thermal shutdown. In addition, the high switching frequency produces low output voltage ripple even when using small inductor values and an all-ceramic output filter capacitor - forming a space-efficient switching regulator solution.

## Features

- Internal N-Channel Power Switch
- Low $\mathrm{V}_{\text {IN }}$ Operation Down to 4.5 V
- High $\mathrm{V}_{\mathrm{IN}}$ Operation to 36 V
- Withstands Load Dump to 40 V
- 2 MHz Free-running Switching Frequency
- Auto-synchronizes with Other NCV890101 or to an External Clock
- Logic level Enable Input Can be Directly Tied to Battery
- 1.4 A (min) Cycle-by-Cycle Peak Current Limit
- Short Circuit Protection enhanced by Frequency Foldback
- $\pm 1.75 \%$ Output Voltage Tolerance
- Output Voltage Adjustable Down to 0.8 V
- 1.4 Millisecond Internal Soft-Start


## ON Semiconductor ${ }^{\circledR}$

http://onsemi.com

MARKING DIAGRAM


A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Device
(*Note: Microdot may be in either location)


## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 14 of this data sheet.


Figure 1. Typical Application


Figure 2. NCV890101 Block Diagram

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Min/Max Voltage VIN |  | -0.3 to 40 | V |
| Max Voltage VIN to SW |  | 40 | V |
| Min/Max Voltage SW |  | -0.7 to 40 | V |
| Min Voltage SW-20ns |  | -3.0 | V |
| Min/Max Voltage BST |  | -0.3 to 40 |  |
| Min/Max Voltage BST to SW |  | -0.3 to 3.6 | V |
| Min/Max Voltage on EN |  | -0.3 to 40 | V |
| Min/Max Voltage COMP |  | -0.3 to 2 | V |
| Min/Max Voltage FB |  | -0.3 to 18 | V |
| Min/Max Voltage SYNCO |  | -0.3 to 3.6 | V |
| Min/Max Voltage DRV |  | -0.3 to 3.6 | V |
| Min/Max Voltage SYNCI |  | -0.3 to 6 | V |
| Thermal Resistance, 3x3 DFN Junction-to-Ambient* | $\mathrm{R}_{\text {өJA }}$ | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage Temperature range |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | TJ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD withstand VoltageHuman Body Model <br> Machine Model <br> Charge Device Model | $\mathrm{V}_{\text {ESD }}$ | $\begin{array}{r} 2.0 \\ 200 \\ >1.0 \end{array}$ | $\begin{gathered} \hline \mathrm{kV} \\ \mathrm{~V} \\ \mathrm{kV} \end{gathered}$ |
| Moisture Sensitivity | MSL | Level 1 |  |
| Peak Reflow Soldering Temperature |  | 260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
*Mounted on 1 sq. in. of a 4-layer PCB with 1 oz. copper thickness.

## RECOMMENDED OPERATING CONDITIONS:

| Rating | Value | Unit |
| :--- | :---: | :---: |
| $V_{\text {IN }}$ Range | 4.5 to 36 | V |
| Ambient Temperature Range | -40 to 105 | ${ }^{\circ} \mathrm{C}$ |


(Top View)
Figure 3. Pin Connections

## PIN FUNCTION DESCRIPTIONS

| Pin No. | Symbol | Description |
| :---: | :---: | :---: |
| 1 | VIN | Input voltage from battery. Place an input filter capacitor in close proximity to this pin. |
| 2 | DRV | Output voltage to provide a regulated voltage to the Power Switch gate driver. |
| 3 | SYNCO | Synchronization output. Turn-on of the Power Switch causes the SYNCO signal to fall. SYNCO rises half a switching period later. Connecting to the SYNCI pin of another NCV890101 causes them to switch out-of-phase |
| 4 | GND | Battery return, and output voltage ground reference. |
| 5 | EN | This TTL compatible Enable input allows the direct connection of Battery as the enable signal. Grounding this input stops switching and reduces quiescent current draw to a minimum. |
| 6 | COMP | Error Amplifier output, for tailoring transient response with external compensation components. |
| 7 | FB | Feedback input pin to program output voltage, and detect pre-charged or shorted output conditions. |
| 8 | SYNCI | Synchronization input. Connecting an external clock to the SYNCI pin synchronizes switching to the rising edge of the SYNCI voltage. |
| 9 | BST | Bootstrap input provides drive voltage higher than VIN to the N -channel Power Switch for optimum switch $\mathrm{R}_{\mathrm{DS}(o n)}$ and highest efficiency. |
| 10 | SW | Switching node of the Regulator. Connect the output inductor and cathode of the freewheeling diode to this pin. |
| Exposed |  | Connect to Pin 4 (electrical ground) and to a low thermal resistance path to the ambient temperature environment. |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}\right.$ to $28 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=\mathrm{V}_{\mathrm{SW}}+3.0 \mathrm{~V}, \mathrm{C}_{\mathrm{DRV}}=0.1 \mu \mathrm{~F}, \mathrm{Min} /$ Max values are valid for the temperature range $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq 150^{\circ} \mathrm{C}$ unless noted otherwise, and are guaranteed by test, design or statistical correlation.)

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| QUIESCENT CURRENT |  |  |  |  |  |  |
| Quiescent Current, shutdown | $\mathrm{I}_{\mathrm{qSD}}$ | $\mathrm{V}_{\mathrm{IN}}=13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}$ |  |  | 5 | $\mu \mathrm{~A}$ |
| Quiescent Current, enabled | $\mathrm{I}_{\mathrm{qEN}}$ | $\mathrm{V}_{\mathrm{IN}}=13.2 \mathrm{~V}$ |  |  | 3 | mA |

UNDERVOLTAGE LOCKOUT - VIN (UVLO)

| UVLO Start Threshold | $\mathrm{V}_{\text {UVLSTT }}$ | $\mathrm{V}_{\text {IN }}$ rising | 4.1 |  | 4.5 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| UVLO Stop Threshold | $\mathrm{V}_{\text {UVLSTP }}$ | $\mathrm{V}_{\text {IN }}$ falling | 3.9 |  | 4.4 | V |
| UVLO Hysteresis | $\mathrm{V}_{\text {UVLOHY }}$ |  | 0.1 |  | 0.2 | V |

ENABLE (EN)

| Logic Low | $\mathrm{V}_{\text {ENLO }}$ |  | 0.8 |  |  | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic High | $\mathrm{V}_{\text {ENHI }}$ |  |  |  | 2 | V |
| Input Current | $\mathrm{I}_{\text {EN }}$ |  | 8 |  | 30 | $\mu \mathrm{~A}$ |

SOFT-START (SS)

| Soft-Start Completion Time | tss |  | 0.8 | 1.4 | 2.0 | ms |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOLTAGE REFERENCE |  |  |  |  |  |  |
| FB Pin Voltage during regulation | $\mathrm{V}_{\text {FBR }}$ | COMP shorted to FB | 0.786 | 0.8 | 0.814 | V |

ERROR AMPLIFIER

| FB Bias Current | $\mathrm{I}_{\text {FBBIAS }}$ | $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$ | 0.25 |  | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transconductance | $\stackrel{g_{m}}{g_{m(H V)}}$ | $\begin{gathered} V_{\text {COMP }}=1.3 \mathrm{~V} \\ 4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<18 \mathrm{~V} \\ 20 \mathrm{~V}<\mathrm{V}_{\text {IN }}<28 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 0.6 \\ & 0.3 \end{aligned}$ | $\begin{gathered} 1 \\ 0.5 \end{gathered}$ | $\begin{gathered} 1.5 \\ 0.75 \end{gathered}$ | mmho |
| Output Resistance | Rout |  |  | 1.4 |  | M $\Omega$ |
| COMP Source Current Limit | Isource | $\begin{gathered} \mathrm{V}_{\mathrm{FB}}=0.63 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMP}}=1.3 \mathrm{~V} \\ 4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<18 \mathrm{~V} \\ 20 \mathrm{~V}<\mathrm{V}_{\text {IN }}<28 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ |  | $\begin{gathered} 150 \\ 75 \end{gathered}$ | $\mu \mathrm{A}$ |
| COMP Sink Current Limit | ISINK | $\begin{gathered} \mathrm{V}_{\mathrm{FB}}=0.97 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMP}}=1.3 \mathrm{~V} \\ 4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<18 \mathrm{~V} \\ 20 \mathrm{~V}<\mathrm{V}_{\text {IN }}<28 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ |  | $\begin{gathered} 150 \\ 75 \end{gathered}$ | $\mu \mathrm{A}$ |
| Minimum COMP voltage | $\mathrm{V}_{\text {CMPMIN }}$ | $\mathrm{V}_{\mathrm{FB}}=0.97 \mathrm{~V}$ | 0.2 |  | 0.7 | V |

OSCILLATOR

| Frequency | $\mathrm{F}_{\text {SW }}$ | $4.5<\mathrm{V}_{\mathrm{IN}}<18 \mathrm{~V}$ | 1.8 | 2.0 | 2.2 | MHz |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{F}_{\mathrm{SW}(\mathrm{HV})}$ | $20 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<28 \mathrm{~V}$ | 0.9 | 1.0 | 1.1 |  |

## VIN FREQUENCY FOLDBACK MONITOR

| Frequency Foldback Threshold <br> $V_{I N}$ rising <br> $V_{\text {IN }}$ falling | $V_{\text {FLDUP }}$ <br> $V_{\text {FLDDN }}$ | $\mathrm{V}_{\mathrm{FB}}=0.63 \mathrm{~V}$ | $\begin{gathered} 18.4 \\ 18 \end{gathered}$ |  | $\begin{gathered} 20 \\ 19.8 \end{gathered}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Foldback Hysteresis | $\mathrm{V}_{\text {FLDHY }}$ |  | 0.2 | 0.3 | 0.4 | V |

1. Not tested in production. Limits are guaranteed by design.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}\right.$ to $28 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=\mathrm{V}_{\mathrm{SW}}+3.0 \mathrm{~V}, \mathrm{C}_{\mathrm{DRV}}=0.1 \mu \mathrm{~F}, \mathrm{Min} /$ Max values are valid for the temperature range $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 150^{\circ} \mathrm{C}$ unless noted otherwise, and are guaranteed by test, design or statistical correlation.)

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNCHRONIZATION |  |  |  |  |  |  |
| SYNCO Output Pulse Duty Ratio | $\mathrm{D}_{\text {(SYNC) }}$ | $\mathrm{C}_{\text {LOAD }}=40 \mathrm{pF}$ | 40 |  | 60 | \% |
| SYNCO Output Pulse Falltime | $\mathrm{t}_{\mathrm{R} \text { (SYNC) }}$ | $C_{\text {LOAD }}=40 \mathrm{pF}, 90 \%$ to $10 \%$ |  | 4 |  | ns |
| SYNCO Output Pulse Risetime | $\mathrm{t}_{\text {(SYNC) }}$ | $C_{\text {LOAD }}=40 \mathrm{pF}, 10 \%$ to $90 \%$ |  | 4 |  | ns |
| SYNCI Input Resistance to ground | $\mathrm{R}_{\mathrm{H} \text { (SYNC) }}$ | $\mathrm{V}_{\text {SYNCI }}=5.0 \mathrm{~V}$ | 50 |  | 200 | k回 |
| SYNCI Input High Threshold Voltage | $\mathrm{V}_{\text {HSYNC }}$ |  |  |  | 2.0 | V |
| SYNCI Input Low Threshold Voltage | $\mathrm{V}_{\text {LSYNC }}$ |  | 0.8 |  |  | V |
| SYNCI High Pulse Width | $\mathrm{t}_{\text {HSYNCI }}$ | $\mathrm{V}_{\text {SYNC }}>\max \mathrm{V}_{\text {HSYNC }}$ | 40 |  |  | ns |
| SYNCI Low Pulse Width | tLSYNCI | $\mathrm{V}_{\text {SYNC }}<\min \mathrm{V}_{\text {LSYNC }}$ | 40 |  |  | ns |
| External Sync Frequency | $\mathrm{F}_{\text {SYNCI }}$ |  | 1.8 |  | 2.5 | MHz |
| Master Reassertion Time | $\mathrm{t}_{\text {(SYNC) }}$ | Time from last rising SYNCI edge to first un-synchronized turn-on. |  | 650 |  | ns |

## SLOPE COMPENSATION

| Ramp Slope (Note 1) | $\mathrm{S}_{\text {ramp }}$ | $4.5<\mathrm{V}_{\mathrm{IN}}<18 \mathrm{~V}$ | 0.7 |  | 1.3 | $\mathrm{~A} / \mu \mathrm{s}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| (With respect to switch current) | $\mathrm{S}_{\text {ramp }}(\mathrm{HV})$ | $20 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<28 \mathrm{~V}$ | 0.25 |  | 0.6 |  |

POWER SWITCH

| ON Resistance | $\mathrm{R}_{\mathrm{DSON}}$ | $\mathrm{V}_{\mathrm{BST}}=\mathrm{V}_{\mathrm{SW}}+3.0 \mathrm{~V}$ |  |  | 650 | $\mathrm{~m} \Omega$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Leakage current VIN to SW | $\mathrm{I}_{\text {LKSW }}$ | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}=0, \mathrm{~V}_{\mathrm{IN}}=18 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| Minimum ON Time | toNMIN | Measured at SW pin | 45 |  | 70 | ns |
| Minimum OFF Time | tOFFMIN | Measured at SW pin <br> At $\mathrm{F}_{\text {SW }}=2 \mathrm{MHz}$ (normal) <br> At $\mathrm{F}_{\mathrm{SW}}=500 \mathrm{kHz}$ (max duty cycle) | 30 | 30 | 30 |  |
| 50 |  |  |  |  |  |  |

PEAK CURRENT LIMIT

| Current Limit Threshold | ILIM |  | 1.4 | 1.55 | 1.7 | A |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

## SHORT CIRCUIT FREQUENCY FOLDBACK

| Lowest Foldback Frequency | $\mathrm{F}_{\text {SWAF }}$ | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}, 4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<18 \mathrm{~V}$ | 400 | 500 | 600 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Lowest Foldback Frequency - High $\mathrm{V}_{\text {in }}$ | $\mathrm{F}_{\text {SWAFHV }}$ | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}, 20 \mathrm{~V}<\mathrm{V}_{I N}<28 \mathrm{~V}$ | 200 | 250 | 300 |  |
| Hiccup Mode | $\mathrm{F}_{\text {SWHIC }}$ | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  | 24 | 32 | 40 |

## GATE VOLTAGE SUPPLY (DRV pin)

| Output Voltage | V $_{\text {DRV }}$ |  | 3.1 | 3.3 | 3.5 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| DRV POR Start Threshold | V DRVSTT |  | 2.7 | 2.9 | 3.05 | V |
| DRV POR Stop Threshold | $V_{\text {DRVSTP }}$ |  | 2.5 | 2.8 | 3.0 | V |
| DRV Current Limit | $I_{\text {DRVLIM }}$ | $V_{\text {DRV }}=0$ V | 16 |  | 45 | mA |

OUTPUT PRECHARGE DETECTOR

| Threshold Voltage | $V_{\text {SSEN }}$ |  | 20 | 35 | 50 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## THERMAL SHUTDOWN

| Activation Temperature (Note 1) | $\mathrm{T}_{\mathrm{SD}}$ |  | 150 |  | 190 | ${ }^{\circ} \mathrm{C}$ |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Hysteresis (Note 1) | $\mathrm{T}_{\mathrm{HYS}}$ |  | 5 |  | ${ }^{2}$ |  |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |

1. Not tested in production. Limits are guaranteed by design.


Figure 4. Shutdown Quiescent Current vs. Junction Temperature


Figure 6. UVLO Start Threshold vs. Junction Temperature


Figure 8. Soft-Start Duration vs. Junction Temperature


Figure 5. Enabled Quiescent Current vs. Junction Temperature


Figure 7. UVLO Stop Threshold vs. Junction Temperature


Figure 9. FB Regulation Voltage vs. Junction Temperature

## TYPICAL CHARACTERISTICS CURVES



Figure 10. Error Amplifier Transconductance vs. Junction Temperature


Figure 12. Error Amplifier Max Sinking Current vs. Junction Temperature


Figure 14. Rising Frequency Foldback Threshold vs. Junction Temperature


Figure 11. Error Amplifier Max Sourcing Current vs. Junction Temperature


Figure 13. Oscillator Frequency vs. Junction Temperature


Figure 15. SYNCO Pulse Duty Ratio vs. Junction Temperature


Figure 16. SYNCI Input Resistance vs. Junction Temperature


Figure 18. Minimum On Time vs. Junction Temperature


Figure 20. Current Limit Threshold vs. Junction Temperature

Figure 17. Power Switch $\mathbf{R}_{\mathrm{DS}(o n)}$ vs. Junction Temperature


Figure 19. Minimum Off Time vs. Junction Temperature


Figure 21. Short-Circuit Foldback Frequency vs. Junction Temperature


Figure 22. Hiccup Mode Switching Frequency vs. Junction Temperature


Figure 23. DRV Voltage vs. Junction Temperature


Figure 25. DRV Current Limit vs. Junction Temperature


Figure 26. Output Precharge Detector Threshold vs. Junction Temperature

## GENERAL INFORMATION

## INPUT VOLTAGE

An Undervoltage Lockout (UVLO) circuit monitors the input, and inhibits switching and resets the Soft-start circuit if there is insufficient voltage for proper regulation. The NCV890101 can regulate a 3.3 V output with input voltages above 4.5 V and a 5.0 V output with an input above 6.5 V .

The NCV890101 withstands input voltages up to 40 V .
To limit the power lost in generating the drive voltage for the Power Switch, the switching frequency is reduced by a factor of 2 when the input voltage exceeds the $\mathrm{V}_{\text {IN }}$ Frequency Foldback threshold V Fldup (see Figure 27). Frequency reduction is automatically terminated when the input voltage drops back below the $\mathrm{V}_{\text {IN }}$ Frequency Foldback threshold $\mathrm{V}_{\text {FLDDN }}$.


Figure 27. NCV890101 Switching Frequency Reduction at High Input Voltage

## ENABLE

The NCV890101 is designed to accept either a logic level signal or battery voltage as an Enable signal. EN low induces a 'sleep mode' which shuts off the regulator and minimizes its supply current to a couple of $\mu \mathrm{A}$ typically $\left(\mathrm{I}_{\mathrm{qSD}}\right)$ by disabling all functions. Upon enabling, voltage is established at the DRV pin, followed by a soft-start of the switching regulator output.

## SOFT-START

Upon being enabled or released from a fault condition, and after the DRV voltage is established, a soft-start circuit ramps the switching regulator error amplifier reference voltage to the final value. During soft-start, the average switching frequency is lower than its normal mode value (typically 2 MHz ) until the output voltage approaches regulation.

## ERROR AMPLIFIER

The error amplifier is a transconductance type amplifier. The output voltage of the error amplifier controls the peak
inductor current at which the power switch shuts off. The Current Mode control method employed by the NCV890101 allows the use of a simple, Type II compensation to optimize the dynamic response according to system requirements.

## SLOPE COMPENSATION

A fixed slope compensation signal is generated internally and added to the sensed current to avoid increased output voltage ripple due to bifurcation of inductor ripple current at duty cycles above $50 \%$. The fixed amplitude of the slope compensation signal requires the inductor to be greater than a minimum value, depending on output voltage, in order to avoid sub-harmonic oscillations. For 3.3 V and 5 V output voltages, the recommended inductor value is $4.7 \mu \mathrm{H}$.

## SHORT CIRCUIT FREQUENCY FOLDBACK

During severe output overloads or short circuits, the NCV890101 automatically reduces its switching frequency. This creates duty cycles small enough to limit the peak current in the power components, while maintaining the ability to automatically reestablish the output voltage if the overload is removed. If the current is still too high after the switching frequency folds back to 500 kHz , the regulator enters an auto-recovery burst mode that further reduces the dissipated power.

## CURRENT LIMITING

Due to the ripple on the inductor current, the average output current of a buck converter is lower than the peak current setpoint of the regulator. Figure 28 shows - for a $4.7 \mu \mathrm{H}$ inductor - how the variation of inductor peak current with input voltage affects the maximum DC current the NCV890101 can deliver to a load.


Figure 28. NCV890101 Load Current Capability with $4.7 \mu \mathrm{H}$ Inductor

## SYNCHRONIZATION

Two NCV890101 can be synchronized out-of-phase to one another by connecting the SYNCO pin of one to the SYNCI pin of the other (Figure 29). Any number of NCV890101 can also be synchronized to an external clock (Figure 30). If a part does not have its switching frequency controlled by the SYNCI input, it drives the SYNCO pin low when it turns on the power switch, and drives it high half a switching period later. When the switching frequency is controlled by the SYNCI input, the SYNCO pin is held low. Synchronization starts within 2 ms of soft-start completion.

A rising edge at the SYNCI pin causes an NCV890101 to immediately turn on the power switch. If another rising edge
does not arrive at the SYNCI pin within the Master Reassertion Time, the NCV890101 controls its own switching frequency, allowing uninterrupted operation in the event that the clock (or controlling NCV890101) is turned off.

If internal conditions or excessive input voltage cause an NCV890101 to fold back its switching frequency, the main oscillator switching frequency is still derived from the frequency received at the SYNCI pin. Under these conditions, the SYNCO pin is held low.
An external pulldown resistor is not required at the SYNCI pin if it is unconnected.


Figure 29. NCV890101s Synchronized to Each Other Master Enabled by Battery


Figure 30. Both NCV890101s Synchronized to External Clock \#1 Enabled by Battery

## BOOTSTRAP

At the DRV pin an internal regulator provides a ground-referenced voltage to an external capacitor ( $C_{D R V}$ ), to allow fast recharge of the external bootstrap capacitor ( $\mathrm{C}_{\mathrm{BST}}$ ) used to supply power to the power switch gate driver. If the voltage at the DRV pin goes below the DRV UVLO Threshold $V_{\text {DRVSTP, }}$ switching is inhibited and the Soft-start circuit is reset, until the DRV pin voltage goes back up above V DRVSTT.

In order for the bootstrap capacitor to stay charged, the Switch node needs to be pulled down to ground regularly. In very light load condition, the NCV890101 skips switching cycles to ensure the output voltage stays regulated. When the skip cycle repetition frequency gets too low, the bootstrap voltage collapses and the regulator stops switching. Practically, this means that the NCV890101 needs a minimum load to operate correctly: to cover all conditions of input voltage and temperature, this minimum load is 8 mA .

## OUTPUT PRECHARGE DETECTION

Prior to Soft-start, the FB pin is monitored to ensure the SW voltage is low enough to have charged the external bootstrap capacitor ( $\mathrm{C}_{\mathrm{BST}}$ ). If the FB pin is higher than $\mathrm{V}_{\text {SSEN }}$, restart is delayed until the output has discharged.

## THERMAL SHUTDOWN

A thermal shutdown circuit inhibits switching, resets the Soft-start circuit, and removes DRV voltage if internal temperature exceeds a safe level. Switching is automatically restored when temperature returns to a safe level.

## MINIMUM DROPOUT VOLTAGE

When operating at low input voltages, two parameters play a major role in imposing a minimum voltage drop across the regulator: the minimum off time (that sets the maximum duty cycle), and the on state resistance.

When operating in continuous conduction mode (CCM), the output voltage is equal to the input voltage multiplied by the duty ratio. Because the NCV890101 needs a sufficient bootstrap voltage to operate, its duty cycle cannot be $100 \%$ : it needs a minimum off time (toffmin) to periodically re-fuel the bootstrap capacitor $\mathrm{C}_{\mathrm{BST}}$. This imposes a maximum duty ratio $\mathrm{D}_{\mathrm{MAX}}=1-\mathrm{t}_{\mathrm{OFFmin}} \cdot \mathrm{F}_{\mathrm{SW}(\mathrm{min})}$, with the switching frequency being folded back down to $\mathrm{F}_{\mathrm{SW}(\mathrm{min})}=500 \mathrm{kHz}$ to keep regulating at the lowest input voltage possible.

The drop due to the on-state resistance is simply the voltage drop across the Switch resistance $\mathrm{R}_{\text {DSON }}$ at the given output current: $\mathrm{V}_{\text {SWdrop }}=\mathrm{I}_{\text {OUT }} \cdot \mathrm{R}_{\text {DSon }}$.

Which leads to the maximum output voltage in low Vin condition: $\mathrm{V}_{\text {OUT }}=\mathrm{D}_{\mathrm{MAX}} \cdot \mathrm{V}_{\mathrm{IN}(\min )}-\mathrm{V}_{\text {SWdrop }}$

## DESIGN METHODOLOGY

The NCV890101 being a fixed-frequency regulator with the switching element integrated, is optimized for one value of inductor. This value is set to $4.7 \mu \mathrm{H}$, and the slope compensation is adjusted for this inductor. The only
components left to be designed are the input and output capacitor and the freewheeling diode.

Output capacitor:
The minimum output capacitor value can be calculated based on the specification for output voltage ripple:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{OUT} \text { min }}=\frac{\Delta \mathrm{I}_{\mathrm{L}}}{8 \cdot \Delta \mathrm{~V}_{\mathrm{OUT}} \cdot \mathrm{~F}_{\mathrm{SW}}} \tag{eq.1}
\end{equation*}
$$

With

- $\Delta \mathrm{I}_{\mathrm{L}}$ the inductor ripple current:

$$
\begin{equation*}
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{OUT}} \cdot\left(1-\frac{\mathrm{v}_{\mathrm{OUT}}}{\mathrm{v}_{\mathrm{IN}}}\right)}{\mathrm{L} \cdot \mathrm{~F}_{\mathrm{SW}}} \tag{eq.2}
\end{equation*}
$$

$-\Delta \mathrm{V}_{\text {OUT }}$ the desired voltage ripple.
However, the ESR of the output capacitor also contributes to the output voltage ripple, so to comply with the requirement, the ESR cannot exceed $\mathrm{R}_{\text {ESRmax }}$ :

$$
\begin{equation*}
\mathrm{R}_{\mathrm{ESR} \max }=\frac{\mathrm{V}_{\mathrm{OUT}} \cdot \mathrm{~L} \cdot \mathrm{~F}_{\mathrm{SW}}}{\mathrm{~V}_{\mathrm{OUT}}\left(1-\frac{\mathrm{v}_{\mathrm{OUT}}}{\mathrm{v}_{\mathrm{IN}}}\right)} \tag{eq.3}
\end{equation*}
$$

Finally, the output capacitor must be able to sustain the ac current (or RMS ripple current):

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OUTac}}=\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2 \sqrt{3}} \tag{eq.4}
\end{equation*}
$$

Typically, with the recommended $4.7 \mu \mathrm{H}$ inductor, two ceramic capacitors of $10 \mu \mathrm{~F}$ each in parallel give very good results.

Freewheeling diode:
The diode must be chosen according to its maximum current and voltage ratings, and to thermal considerations.

As far as max ratings are concerned, the maximum reverse voltage the diode sees is the maximum input voltage (with some margin in case of ringing on the Switch node), and the maximum forward current the peak current limit of the NCV890101, I LIM.
The power dissipated in the diode is $\mathrm{P}_{\text {Dloss }}$ :

$$
\begin{equation*}
P_{\text {Dloss }}=I_{\mathrm{OUT}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \cdot \mathrm{V}_{\mathrm{F}}+\mathrm{I}_{\mathrm{DRMS}} \cdot \mathrm{R}_{\mathrm{D}} \tag{eq.5}
\end{equation*}
$$

with:

- IOUT the average (dc) output current
- $\mathrm{V}_{\mathrm{F}}$ the forward voltage of the diode
- IDRMS the RMS current in the diode:

$$
\begin{equation*}
I_{\text {DRMS }}=\sqrt{(1-D)\left(I_{\text {OUT }}{ }^{2}+\frac{\Delta I_{\mathrm{L}}^{2}}{12}\right)} \tag{eq.6}
\end{equation*}
$$

$-R_{D}$ the dynamic resistance of the diode (extracted from the $V / I$ curve of the diode in its datasheet).

Then, knowing the thermal resistance of the package and the amount of heatsinking on the PCB, the temperature rise corresponding to this power dissipation can be estimated.

Input capacitor:
The input capacitor must sustain the RMS input ripple current $\mathrm{I}_{\mathrm{INac}}$ :

$$
\begin{equation*}
\mathrm{I}_{\mathrm{INac}}=\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2} \sqrt{\frac{D}{3}} \tag{eq.7}
\end{equation*}
$$

It can be designed in combination with an inductor to build an input filter to filter out the ripple current in the source, in order to reduce EMI conducted emissions.

For example, using a $4.7 \mu \mathrm{H}$ input capacitor, it is easy to calculate that an inductor of 200 nH will ensure that the input filter has a cut-off frequency below 200 kHz (low enough to attenuate the 2 MHz ripple).

## PCB LAYOUT RECOMMENDATION

As with any switching power supplies, there are some guidelines to follow to optimize the layout of the printed circuit board for the NCV890101. However, because of the high switching frequency extra care has to be taken.

- Minimize the area of the power current loops:
- Input capacitor $\rightarrow$ NCV890101 switch $\rightarrow$ Inductor $\rightarrow$ output capacitor $\rightarrow$ return through Ground
- Freewheeling diode $\rightarrow$ inductor $\rightarrow$ Output capacitor $\rightarrow$ return through ground
- Minimize the length of high impedance signals, and route them far away from the power loops:
- Feedback trace
- Comp trace


## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NCV890101MWTXG | DFN10 with wettable flanks <br> (Pb-Free) | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS

DFN10, 3x3, 0.5P
CASE 485C-01
ISSUE B


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED COPLANARITY APPLIES TO THE EXP
PAD AS WELL AS THE TERMINALS
5. TERMINAL b MAY HAVE MOLD COMPOUND TERMINAL b MAY HAVE MOLD COMPO
MATERIAL ALONG SIDE EDGE. MOLD MATERIAL ALONG SIDE EDGE. MOLD
FLASHING MAY NOT EXCEED 30 MICRONS ONTO BOTTOM SURFACE OF TERMINAL b.
6. DETAILS A AND B SHOW OPTIONAL VIEWS FOR END OF TERMINAL LEAD AT EDGE OF PACKAGE.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | 0.80 | 1.00 |
| A1 | 0.00 | 0.05 |
| A3 | 0.20 |  |
| REF |  |  |
| b | 0.18 |  |
| D | 3.00 |  |
| DSC |  |  |
| D2 | 2.40 | 2.60 |
| E | 3.00 |  |
| E2 | 1.70 |  |
| e | 1.90 |  |
| K | 0.50 |  |



| L | 0.35 | 0.45 |
| :--- | :--- | :--- |
| L1 | 0.00 | 0.03 |


*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

> ON Semiconductor and 0 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

