



28V Programmable Current-Limited Load Switch

Preliminary DATASHEET

(Specifications subject to change)

General Description

The AOZ1360 is a member of Alpha and Omega Semiconductor's high-side load switch family intended for applications that require circuit protection. The device operates from voltages between 5.5V and 28V, and can handle a continuous current up to 3A. The internal current limiting circuit protects the input supply voltage from large load current. The current limit can be set with an external resistor. The AOZ1360 provides thermal protection function that limits excessive power dissipation. The device employs internal soft-start circuitry to control inrush current due to highly capacitive loads associated with hot-plug events. It features low quiescent current of 220 μ A and the supply current reduces to less than 1 μ A in shutdown.

The AOZ1360 is available in the SO-8 & 4x4DFN-10 package which can operate over -40°C to +85°C temperature range.

Features


- 35m Ω maximum on resistance
- 2A minimum continuous current.
- Programmable current limit
- 5.5V to 28V operating input voltage
- Low quiescent current
- Under-voltage lockout
- Thermal shutdown protection
- 2.5kV ESD rating
- Available in SO-8 and 4mm x4mm DFN-10 package

Applications

- Notebook PCs
- Hot swap supplies



Typical Application Circuit



Ordering Information

Part Number	Package	Temperature Range	Environmental
AOZ1360AI	SO-8	-40°C to +85°C	RoHS
AOZ1360DI	DFN4x4 10L	-40°C to +85°C	RoHS

All AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Parts marked as Green Products (with “L” suffix) use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/web/quality/rohs_compliant.jsp for additional information.

Pin Configuration



Note: Connect all IN pins externally.

Pin Description

SO-8 Pin Number	DFN4x4 10L Pin Number	Pin Name	Pin Function
1,2	1,2	IN	P-channel MOSFET source. Connect a 1uF capacitor from IN to GND.
3	4	GND	Ground.
4	5	SS	Soft-Start Pin. Connect a capacitor from SS to GND to set the soft-start time. Connect SS to IN to set to the default soft-start time of 100us.
5	6	EN	Enable Input. Two options are available: active high and active low. See Ordering Information for details.
6	7	SET	Current Limit Set Pin. Connect a resistor from SET to GND to set the switch current limit.
	3,8	NC	No Connect
7,8	9,10	OUT	P-channel MOSFET Drain. Connect a 0.1uF capacitor from OUT to GND.

Absolute Maximum Ratings⁽¹⁾

IN to GND -0.3V to +30V
 EN, SET, OUT to GND -0.3V to $V_{IN} + 0.3V$
 SS, SET -0.3V to +6V
 Maximum Continuous Current 3A
 Maximum Junction Temperature (T_J) +150°C
 ESD Rating (HBM) 2.5kV

Operating Ratings

Thermal Resistance (SO-8) 82°C/W

Thermal Resistance (DFN4X4) 63°C/W

Electrical Characteristics

$V_{IN} = 12V$, $T_A = -40^\circ C$ to $+85^\circ C$ unless otherwise stated. Typical values are at $25^\circ C$


Parameter	Symbol	Conditions	MIN	TYP	MAX	UNITS
Input Supply Voltage	V_{IN}		5.5		28	V
Undervoltage Lockout Threshold	V_{UVLO}	IN rising		4.9	5.4	V
Undervoltage Lockout Hysteresis	V_{UVHYS}			400		mV
Input Quiescent Current	I_{IN_ON}	EN = IN for -00, EN = GND for -01, no load		220	400	μA
Input Shutdown Current	I_{IN_OFF}	EN = GND for -00, EN = IN for -01, no load			1	μA
Output Leakage Current	I_{LEAK}	EN = GND for -00, EN = IN for -01, no load			1	μA
Switch On Resistance	$R_{DS(ON)}$	AOZ1360AI $V_{IN} = 12V$		22	35	m Ω
Switch On Resistance	$R_{DS(ON)}$	AOZ1360AI $V_{IN} = 5.5V$		33	43	m Ω
Current Limit	I_{LIM}	$R_{SET} = 84.5k\Omega$ (SO8) $R_{SET} = XXX k\Omega$ (DFN)	2	2.7	3.4	A
Enable Input Low Voltage	V_{EN_H}				0.8	V
Enable Input High Voltage	V_{EN_L}		2.0			V
Enable Input Hysteresis	V_{EN_HYS}			100		mV
Enable Input Bias Current	I_{EN_BIAS}				1	μA
Turn-On Delay Time EN_50% to OUT_10%	T_{d_on}	$R_L = 120\Omega$, $C_L = 1\mu F$, SS = Floated		220 ⁽²⁾		μs
Turn-On Rise Time OUT_10% to 90%	t_{ON}	$R_L = 120\Omega$, $C_L = 1\mu F$, SS = Floated		280		μs
		$R_L = 120\Omega$, $C_L = 1\mu F$, $C_{SS} = 1nF$		360		μs
Turn-Off Fall Time	t_{OFF}	$R_L = 120\Omega$, $C_L = 1\mu F$, SS = Floated		280		μs
Thermal Shutdown Threshold	T_{SD}			130		$^\circ C$
Thermal Shutdown Hysteresis	T_{SD_HYS}			30		$^\circ C$

(1) Stresses beyond the Absolute Maximum Ratings may cause permanent damage to the device.


(2) Depends on the gate loading of the discrete PMOS, to be confirmed by silicon data.

Typical Operating Characteristics Functional Characteristics


Turn-On
($V_{in} = 12V$, $R = 5.6\Omega$)




Turn-Off
($V_{in} = 12V$, $R = 5.6\Omega$)



Current Limit
($V_{in} = 12V$, $R = 3.6\Omega$)



Over Temperature
($V_{in} = 12V$, $R = 3.6\Omega$)



Timing Diagram




Figure 1 AOZ1360 Timing Diagram

Functional Block Diagram




Figure 2 Functional Block Diagram

Detailed Description

Introduction

The AOZ1360 is a 35mΩ P-channel high-side load switch with adjustable soft-start slew-rate control, programmable current limit and thermal shutdown. It operates with an input voltage range from 5.5V to 28V and can handle a continuous current of 2A.

Enable

The Enable pin is the ON/OFF control for the output switch. It's an active-high input. The EN pin is active after V_{IN} is above the UVLO threshold of 4.9 V. Conversely, the Enable will be de-activated if the V_{IN} falls below the UVLO of 2.0V. The EN pin must be driven to a logic high or logic low state to guarantee operation. While disabled, the AOZ1360 only draws about 1uA supply current. The EN is a high impedance input with an ESD protection diode to ground and should not be forced below ground. This input level is compatible with most microcontroller outputs and other logic families.

Under-Voltage Lockout (UVLO)

The under-voltage lockout (UVLO) circuit of AOZ1300 monitors the input voltage and prevents the output MOSFET from turning on until V_{IN} exceeds 4.9V.

Adjustable Soft-Start Slew-Rate Control


When the EN pin is asserted high, the slew rate control circuitry applies voltage on the gate of the PMOS switch in a manner such that the output voltage and current is ramped up linearly until it reaches the steady-state load current level. The slew rate can be adjusted by an external capacitor connected to the SS pin to ground. The slew rate rise time, T_{on} , can be set using the following equation:

$$T_{on} = \frac{C_{SS} * V_{IN}}{30\mu A}$$

Programmable current Limit

The current limit is programmed by an external resistor connected to the SET pin to ground. This sets a reference voltage to the current limit error amplifier that compares it to a sensed voltage that is generated by passing a small portion of the load current through an internal amplifier. When the sensed load current exceeds the set current limit, the load current is then clamped at the set limit and the Vout drops to whatever voltage necessary to clamp the load current. The AOZ1360 will stay in this condition until the load current no longer exceeds the current limit or if the thermal shutdown protection is engaged. To set the current limit use the below graph

AOZ1360 Rset vs Ilimit



Thermal-Shutdown Protection

During current limit or short circuit conditions the PMOS resistance is increased to clamp the load current. This increases the power dissipation in the chip causing the die temperature to rise. When the die temperature reaches 130°C the thermal shutdown circuitry will shutdown the device. There is a 30°C hysteresis after which the device will turn back on and go thru soft start. The thermal shutdown will cycle repeatedly until the short circuit condition disappears or the enable pin is pulled LOW by an external monitor.

Applications Information

Input Capacitor Selection

Use a 1uF or larger capacitor for input bypassing. This will limit the input voltage drop during output transient conditions. 1uF capacitor should be adequate for most applications; however, higher capacitor values will further reduce the voltage drop. Place the bypass capacitor as close to the IN pins as feasibly possible.

Output Capacitor Selection

Use a 0.1uF or larger capacitor between the OUT and GND pins. The capacitance does not affect the turn on slew rate; however, a larger capacitor will make the initial turn on transient smoother.

Power Dissipation Calculation

Calculate the power dissipation for normal load condition using the following equation:

$$P_D = R_{ON} \times (I_{OUT})^2$$


The worst case power dissipation occurs when the load current hits the current limit due to over-current or short circuit faults. The power dissipation under these conditions can be calculated using the following equation:

$$P_D = (V_{IN} - V_{OUT}) \times I_{LIMIT}$$


Layout Guidelines

Good PCB layout is important for improving the thermal and overall performance of AOZ1360. To optimize the switch response time to output short-circuit conditions keep all traces as short as possible to reduce the effect of unwanted parasitic inductance. Place the input and output bypass capacitors as close as possible to the IN and OUT pins. The input and output PCB traces should be as wide as possible for the given PCB space. Use a ground plane to enhance the power dissipation capability of the device.


AOZ1360AI (SO-8) Layout




AOZ1360DI (4x4 DFN) Layout



AOZ1360 Package Marking




Package Dimensions, SO-8L



- Notes:
- 1. All dimensions are in millimeters.
 - 2. Dimensions are inclusive of plating
 - 3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 6 mils.
 - 4. Dimension L is measured in gauge plane.
 - 5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.

Package Dimensions, DFN4X4



Note:

1. All dimensions are in millimeters.

2. The dimensions with * are just for reference.

3. The location of the terminal #1 identifier and terminal numbering convention conforms to JEDEC publication 95 SPP-002.


4. Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension b should not be measured in that radius area.

5. Coplanarity applies to the terminals and all other bottom surface metallization.

6. Drawing shown are for illustration only.

Tape and Reel Dimensions


SO-8 Carrier Tape



Unit: mm

Package	A0	B0	K0	D0	D1	E	E1	E2	P0	P1	P2	T
SO-8 (12mm)	6.40 ±0.10	5.20 ±0.10	2.10 ±0.10	1.60 ±0.10	1.50 ±0.10	12.00 ±0.10	1.75 ±0.10	5.50 ±0.10	8.00 ±0.10	4.00 ±0.10	2.00 ±0.10	0.25 ±0.10

SO-8 Reel



Tape Size	Reel Size	M	N	W	W1	H	K	S	G	R	V
12mm	ø330	ø330.00 ±0.50	ø97.00 ±0.10	13.00 ±0.30	17.40 ±1.00	ø13.00 +0.50/-0.20	10.60	2.00 ±0.50	—	—	—

SO-8 Tape

Leader/Trailer
& Orientation

