15MHz



LM8272 Dual RRIO, High Output Current & Unlimited Cap Load Op Amp in Miniature Package

General Description

The LM8272 is a Rail-to-Rail input and output Op Amp which can operate with a wide supply voltage range. This device has high output current drive, greater than Rail-to-Rail input common mode voltage range, unlimited capacitive load drive capability while requiring only 0.95mA/channel supply current. It is specifically designed to handle the requirements of flat panel TFT panel $V_{\rm COM}$ driver applications as well as being suitable for other low power, and medium speed applications which require ease of use and enhanced performance over existing devices.

Greater than Rail-to-Rail input common mode voltage range with 50dB of Common Mode Rejection, allows high side and low side sensing, among many applications, without having any concerns over exceeding the range and no compromise in accuracy. Exceptionally wide operating supply voltage range of 2.5V to 24V alleviates any concerns over functionality under extreme conditions and offers flexibility of use in multitude of applications. In addition, most device parameters are insensitive to power supply variations; this design enhancement is yet another step in simplifying its usage.

The LM8272 is offered in the 8-pin MSOP package.

Features

■ GBWP

 $(V_S = 12V, T_A = 25^{\circ}C, Typical values unless specified).$

Wide supply voltage range	2.5V to 24\
Slew rate	15V/µs
Supply current/channel	0.95mA
Cap load tolerance	Unlimited
Output short circuit current	±130m/
Output current (1V from rails)	±65m/


■ Input common mode voltage
■ Input voltage noise
■ Input voltage noise
■ 15nV/√Hz

■ Input current noise 1.4pA/ √Hz


Applications

- TFT-LCD flat panel V_{COM} driver
- A/D converter buffer
- High side/low side sensing
- Headphone amplifier

Connection Diagram



Large Signal Step Response for Various Cap. Load



Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing
8-Pin MSOP	LM8272MM	LM8272MM A60 1k Unit Tape and Reel		MUA08A
	LM8272MMX	7 400	3.5k Unit Tape and Reel	MOAGA

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance $2KV \text{ (Note 2)} \\ 200V \text{(Note 9)} \\ V_{\text{IN}} \text{ Differential} \\ V_{\text{IN}} \text{ Differential} \\ Output \text{ Short Circuit Duration} \\ Supply \text{ Voltage } (V^+ - V^-) \\ Voltage \text{ at Input/Output pins} \\ Storage \text{ Temperature Range} \\ -65 ^{\circ}\text{C to } +150 ^{\circ}\text{C} \\ \hline$

Junction Temperature (Note 4) +150°C

Soldering Information:

Infrared or Convection (20 sec.) 235°C

Wave Soldering (10 sec.) 260°C

Operating Ratings

Supply Voltage (V $^+$ - V $^-$) 2.5V to 24V Junction Temperature Range(Note 4) -40° C to $+85^{\circ}$ C Package Thermal Resistance, θ_{JA} ,(Note 4) 8-Pin MSOP 235C/W

5V Electrical Characteristics

Unless otherwise specified, all limited guaranteed for $T_J=25^{\circ}C$, $V^+=5V$, $V^-=0V$, $V_{CM}=0.5V$, $V_O=V^+/2$, and $R_L>1M\Omega$ to V^- . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ (Note 5)	Limit (Note 6)	Units
Vos	Input Offset Voltage	$V_{CM} = 0.5V \& V_{CM} = 4.5V$	+/-0.7	+/-5	mV
				+/- 7	max
TC V _{OS}	Input Offset Average Drift	$V_{CM} = 0.5V \& V_{CM} = 4.5V$ (Note 12)	+/-2	_	μV/°C
I _B	Input Bias Current	(Note 7)	_	±2.00 ±2.70	μA max
l _{os}	Input Offset Current		20	250 400	nA max
CMRR	Common Mode Rejection Ratio	V _{CM} stepped from 0V to 5V	80	64 61	dB min
+PSRR	Positive Power Supply Rejection Ratio	V ⁺ from 4.5V to 13V	100	78 74	dB min
CMVR	Input Common-Mode Voltage Range	CMRR > 50dB	-0.3	-0.1 0.0	V max
			5.3	5.1 5.0	V min
A _{VOL}	Large Signal Voltage Gain	$V_{\rm O} = 0.5 \text{ to } 4.5 \text{V},$ $R_{\rm L} = 10 \text{k}\Omega \text{ to } \text{V}^{+}/2$	80	64 60	dB min
Vo	Output Swing	$R_L = 10k\Omega$ to V^-	4.93	4.85	V
	High	I _{SOURCE} = 5mA	4.85	4.70	min
	Output Swing	$R_L = 10k\Omega$ to V ⁺	215	250	mV
	Low	I _{SINK} = 5mA	300	350	max
I _{SC}	Output Short Circuit Current	Sourcing to V ⁻ V _{ID} = 200mV (Note 10)	100	_	1
		Sinking to V ⁺ $V_{ID} = -200 \text{mV}$ (Note 10)	100	_	mA
I _{оит}	Output Current	$V_{ID} = \pm 200 \text{mV}, V_O = 1 \text{V}$ from rails	±55	_	mA
l _s	Supply Current (Both Channel)	No load, V _{CM} = 0.5V	1.8	2.3 2.8	mA max
SR	Slew Rate (Note 8)	$A_V = +1, V_I = 5V_{PP}$	12	_	V/µs
u	Unity Gain Frequency	$V_I = 10 \text{mVp}, R_L = 2 \text{K}\Omega \text{ to V}^+/2$	7.5	_	MHz
GBWP	Gain-Bandwidth Product	f = 50KHz	13	_	MHz
Phi _m	Phase Margin	$V_I = 10 \text{mVp}, R_L = 2 \text{k}\Omega \text{ to V}^+/2$	55	_	deg
e _n	Input-Referred Voltage Noise	$f = 2KHz, R_S = 50\Omega$	15	_	nV/ √Hz

5V Electrical Characteristics (Continued)

Unless otherwise specified, all limited guaranteed for $T_J=25^{\circ}C$, $V^+=5V$, $V^-=0V$, $V_{CM}=0.5V$, $V_O=V^+/2$, and $R_L>1M\Omega$ to V^- . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ (Note 5)	Limit (Note 6)	Units
i _n	Input-Referred Current Noise	f = 2KHz	1.4	_	pA/ _{√Hz}
f _{max}	Full Power Bandwidth	$Z_L = (20pF \parallel 10k\Omega)$ to V ⁺ /2	700	_	KHz

12V Electrical Characteristics

Unless otherwise specified, all limited guaranteed for T_J = 25°C, V^+ = 12V, V^- = 0V, V_{CM} = 6V, V_O = 6V, and R_L > 1M Ω to V^- . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ	Limit	Units
\ <u>\</u>	Inner Office Voltone	V 05V 9 V 115V	(Note 5)	(Note 6)	\/
V _{os}	Input Offset Voltage	$V_{CM} = 0.5V \& V_{CM} = 11.5V$	+/-0.7	+/-7 +/- 9	mV max
TC V _{OS}	Input Offset Average Drift	V _{CM} = 0.5V & V _{CM} = 11.5V (Note 12)	+/-2	_	μV/°C
I _B	Input Bias Current	(Note 7)	_	±2.00 ±2.80	μA max
I _{os}	Input Offset Current		30	275 550	nA max
CMRR	Common Mode Rejection Ratio	V _{CM} stepped from 0V to 12V	88	74 72	dB min
+PSRR	Positive Power Supply Rejection Ratio	V ⁺ from 4.5V to 13V, V _{CM} = 0.5V	100	78 74	dB min
-PSRR	Negative Power Supply Rejection Ratio		85	_	dB
CMVR	Input Common-Mode Voltage Range	CMRR > 50dB	-0.3	-0.1 0	V max
			12.3	12.1 12.0	V min
A _{VOL}	Large Signal Voltage Gain	$V_O = 1V$ to 11V $R_L = 10k\Omega$ to $V^+/2$	83	74 70	dB min
V _O	Output Swing	R_L 10k Ω to V ⁺ /2	11.8	11.7	V
	High	I _{SOURCE} = 5mA	11.6	11.5	min
	Output Swing	$R_L = 10k\Omega$ to V ⁺ /2	0.25	0.3	V
	Low	I _{SINK} = 5mA	.40	.45	max
I _{sc}	Output Short Circuit Current	Sourcing to V ⁻ V _{ID} = 200mV (Note 10)	130	110	mA
		Sinking to V ⁺ V _{ID} = 200mV (Note 10)	130	110	min
l _{out}	Output Current	$V_{ID} = \pm 200 \text{mV}, V_O = 1 \text{V from rails}$	±65	_	mA
I _S	Supply Current (Both Channel)	No load, V _{CM} = 0.5V	1.9	2.4 2.9	mA max
SR	Slew Rate	$A_V = +1, V_I = 10V_{PP}, C_L = 10pF$	15	_	\//··-
	(Note 8)	$A_V = +1, V_I = 10V_{PP}, C_L = 0.1\mu F$	1	_	V/µs
R _{OUT}	Close Loop Output Resistance	A _V = +1, f = 100KHz	3	_	Ω
f _u	Unity Gain Frequency	$V_I = 10 \text{mVp}, R_L = 2 \text{k}\Omega \text{ to V}^+/2$	8	_	MHz
GBWP	Gain-Bandwidth Product	f = 50KHz	15		MHz
Phi _m	Phase Margin	$V_I = 10 \text{mVp}, R_L = 2 \text{k}\Omega \text{ to V}^+/2$	57		Deg
GM	Gain Margin	$V_I = 10 \text{mVp}, R_L = 2 \text{k}\Omega \text{ to V}^+/2$	20		dB

12V Electrical Characteristics (Continued)

Unless otherwise specified, all limited guaranteed for $T_J = 25^{\circ}C$, $V^+ = 12V$, $V^- = 0V$, $V_{CM} = 6V$, $V_O = 6V$, and $R_L > 1M\Omega$ to V^- . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ (Note 5)	Limit (Note 6)	Units
-3dB BW	Small Signal -3db Bandwidth	$A_V = +1, R_L = 2k\Omega \text{ to } V^+/2$	12.5	_	
		$A_V = +1, R_L = 600\Omega \text{ to } V^+/2$	10.5	_	MHz
		$A_V = +10, R_L = 600\Omega \text{ to } V^+/2$	1.0	_	
e _n	Input-Referred Voltage Noise	$f = 2KHz$, $R_S = 50\Omega$	15	_	nV/ √Hz
i _n	Input-Referred Current Noise	f = 2KHz	1.4	_	pA/√Hz
f _{max}	Full Power Bandwidth	$Z_L = (20pF 10k\Omega) \text{ to } V^+/2$	300	_	KHz
THD+N	Total Harmonic Distortion +Noise	$A_V = +2, R_L = 2k\Omega \text{ to } V^+/2$	0.02	_	%
		$V_O = 8V_{PP}, V_S = \pm 5V$			
CT Rej.	Cross-Talk Rejection	$f = 5MHz$, Driver $R_L = 10k\Omega$ to V ⁺ /2	68	_	dB

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Rating indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, $1.5k\Omega$ in series with 100pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 4: The maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: Positive current corresponds to current flowing into the device.

Note 8: Slew rate is the slower of the rising and falling slew rates. Connected as a Voltage Follower.


Note 9: Machine Model, 0Ω is series with 200pF.

Note 10: Short circuit test is a momentary test. See Note 11.


Note 11: Output short circuit duration is infinite for $V_S \le 6V$ at room temperature and below. For $V_S > 6V$, allowable short circuit duration is 1.5ms.

Note 12: Offset voltage average drift determined by dividing the change in VOS at temperature extremes into the total temperature change.


Typical Performance Charateristics




${ m V}_{ m OS}$ vs. ${ m V}_{ m CM}$ for 3 Representative Units




$\rm V_{OS}$ vs. $\rm V_{S}$ for 3 Representative Units




$\rm V_{OS}$ vs. $\rm V_{CM}$ for 3 Representative Units




$\rm V_{OS}$ vs. $\rm V_{CM}$ for 3 Representative Units





V_{OS} vs. V_S for 3 Representative Units




1013088










10130871











10130874

6




10130873


+PSRR vs. Frequency




Open Loop Gain/Phase for Various Supplies




CMRR vs. Frequency







Closed Loop Frequency Response for Various Gains




Closed Loop Frequency Response for Various Gains




Closed Loop Frequency Response for Various Gains ${\rm R}_{\rm L}$




Maximum Output Swing vs. Load (1% Distortion)




Maximum Output Swing vs. Frequency (1% Distortion)



Closed Loop Small Signal Frequency Response for Various \mathbf{C}_{L}




Overshoot vs. Cap Load




10130878


Settling Time (±1%) & Slew Rate vs. Cap Load









Step Response for Various Amplitudes




V_{OUT} from V⁺ vs. I_{SOURCE}







Large Signal Step Response for Various Cap Loads




THD+N vs. Input Amplitude for Various Frequency




Closed Loop Output Impedance vs. Frequency



Input Referred Noise Density



Crosstalk Rejection vs. Frequency



Application Notes

BLOCK DIAGRAM AND OPEATIONAL DESCRIPTION A) INPUT STAGE:

As can be seen from the simplified schematic in *Figure 1*, the input stage consists of two distinct differential pairs (Q1-Q2 and Q3-Q4) in order to accommodate the full Rail-to-Rail input common mode voltage range. The voltage drop across R5, R6, R7 and R8 is kept to less than 200mV in order to allow the input to exceed the supply rails. Q13 acts as a switch to steer current away from Q3-Q4 and into Q1-Q2, as the input increases beyond 1.4 of V⁺. This in turn shifts the signal path from the bottom stage differential pair to the top one and causes a subsequent increase in the supply current.

In transitioning from one stage to another, certain input stage parameters ($V_{\rm OS}$, $I_{\rm b}$, $I_{\rm OS}$, $e_{\rm n}$, and $i_{\rm n}$) are determined based on which differential pair is "on" at the time. Input Bias current, $I_{\rm b}$, will change in value and polarity as the input crosses the transition region. In addition, parameter such as PSRR and CMRR which involve the input offset voltage will also be effected by changes in $V_{\rm CM}$ across the differential pair transition region.




FIGURE 1. Simplified Schematic Diagram

The input stage is protected with the combination of R9-R10 and D1, D2, D3 and D4 against differential input overvoltages. This fault condition could otherwise harm the differential pairs or cause offset voltage shift in case of prolonged over voltage. As shown in Figure 2, if this voltage reaches approximately $\pm 1.4 V$ at $25\,^{\circ} C$, the diodes turn on and current flow is limited by the internal series resistors (R9 and R10). The Absolute Maximum Rating of $\pm 10 V$ differential on $V_{\rm IN}$ still needs to be observed. With temperature variation, the point were the diodes turn on will change at the rate of $5 m V V^{\circ} C$




FIGURE 2. Input Stage Current vs. Differential Input Voltage

B) OUTPUT STAGE:

The output stage (see *Figure 1*) is comprised of complimentary NPN and PNP common-emitter stages to permit voltage swing to within a $\rm V_{ce(sat)}$ of either supply rail. Q9 supplies the sourcing and Q10 supplies the sinking current load. Output current limiting is achieved by limiting the $\rm V_{ce}$ of Q9 and Q10; using this approach to current limiting, alleviates the draw back to the conventional scheme which requires one $\rm V_{be}$ reduction in output swing.

The frequency compensation circuit includes Miller capacitors from collector to base of each output transistor (see Figure 1, C_{comp9} and C_{comp10}). At light capacitive loads, the high frequency gain of the output transistors is high, and the Miller effect increases the effective value of the capacitors thereby stabilizing the Op Amp. Large capacitive loads greatly decrease the high frequency gain of the output transistors thus lowering the effective internal Miller capacitance - the internal pole frequency increases at the same time a low frequency pole is created at the Op Amp output due to the large load capacitor. In this fashion, the internal dominant pole compensation, which works by reducing the loop gain to less than 0dB when the phase shift around the feedback loop is more than 180°, varies with the amount of capacitive load and becomes less dominant when the load capacitor has increased enough. Hence the Op Amp is very stable even at high values of load capacitance resulting in the uncharacteristic feature of stability under all capacitive loads.

C) OUTPUT VOLTAGE SWING CLOSE TO V^- :

The LM8272's output stage design allows voltage swings to within millivolts of either supply rail for maximum flexibility and improved useful range. Because of this design architecture, as can be seen from *Figure 1* diagram, with Output approaching either supply rail, either Q9 or Q10 Collector-Base junction reverse bias will decrease. With output less than a V_{be} from either rail, the corresponding output transistor operates near saturation. In this mode of operation, the transistor will exhibit higher junction capacitance and lower f_t which will reduce Phase Margin. With the Noise Gain (NG = 1 + Rf/Rg, Rf & Rg are external gain setting resistors) of 2 or higher, there is sufficient Phase Margin that this reduction (in Phase Margin) is of no consequence. However, with lower

Application Notes (Continued)

Noise Gain (<2) and with less than 150mV voltage to the supply rail, if the output loading is light, the Phase Margin reduction could result in unwanted oscillations.

In the case of the LM8272, due to inherent architectural specifics, the oscillation occurs only with respect to Q10 when output swings to within 150mV of V $^-$. However, if Q10 collector current is larger than its idle value of a few microamps, the Phase Margin loss becomes insignificant. In this case, 300 μ A is the required Q10 collector current to remedy this situation. Therefore, when all the aforementioned critical conditions are present at the same time (NG < 2, V $_{\rm OUT}$ < 150mV from supply rails, & output load is light) it is possible to ensure stability by adding a load resistor to the output to provide the necessary Q10 minimum Collector Current (300 μ A).

For 12V (or $\pm 6V$) operation, for example, add a 39k Ω resistor from the output to V⁺ to cause 300 μ A output sinking current and ensure stability. This is equivalent to about 15% increase in total quiescent power dissipation.

DRIVING CAPACTIVE LOADS:

The LM8272 is specifically designed to drive unlimited capacitive loads without oscillations (see Settling Time and Overshoot vs. Cap Load plots in the typical performance characteristics section). In addition, the output current handling capability of the device allows for good slewing characteristics even with large capacitive loads (Settling Time and Slew Rate vs. Cap Load plot). The combination of these features is ideal for applications such as TFT flat panel buffers, A/D converter input amplifiers, etc.

However, as in most Op Amps, addition of a series isolation resistor between the Op Amp and the capacitive load improves the settling and overshoot performance.

Output current drive is an important parameter when driving capacitive loads. This parameter will determine how fast the output voltage can change. Referring to the Settling Time and Slew Rate vs. Cap Load plots (typical performance characteristics section), two distinct regions can be identified. Below about 10,000pF, the output Slew Rate is solely determined by the Op Amp's compensation capacitor value and available current into that capacitor. Beyond 10nF, the Slew Rate is determined by the Op Amp's available output current. An estimate of positive and negative slew rates for loads larger than 100nF can be made by dividing the short circuit current value by the capacitor.

ESTIMATING THE OUTPUT VOLTAGE SWING

It is important to keep in mind that the steady state output current will be less than the current available when there is an input overdrive present. For steady state conditions, *Figure 3* and *Figure 4* plots can be used to predict the output swing. These plots also show several load lines correspond-

ing to loads tied between the output and ground. In each case, the intersection of the device plot at the appropriate temperature with the load line would be the typical output swing possible for that load. For example, a 600Ω load can accommodate an output swing to within 100mV of V^- and to 250mV of V^+ (V $_{\text{S}}=\pm5\text{V}$) corresponding to a typical 9.65V_{PP} unclipped swing.




FIGURE 3. Steady State Output Sourcing Characteristics with Load Lines




FIGURE 4. Steady State Output Sinking Characteristics with Load Lines

Application Notes (Continued)

OUTPUT SHORT CIRCUIT CURRENT AND DISSIPATION ISSUES:

The LM8272 output stage is designed for maximum output current capability. Even though momentary output shorts to ground and either supply can be tolerated at all operating voltages, longer lasting short conditions can cause the junction temperature to rise beyond the absolute maximum rating of the device, especially at higher supply voltage conditions. Below supply voltage of 6V, output short circuit condition can be tolerated indefinitely.

With the Op Amp tied to a load, the device power dissipation consists of the quiescent power due to the supply current flow into the device, in addition to power dissipation due to the load current. The load portion of the power itself could include an average value (due to a DC load current) and an AC component. DC load current would flow if there is an output voltage offset, or the output AC average current is non-zero, or if the Op Amp operates in a single supply application where the output is maintained somewhere in the range of linear operation. Therefore:

$$\begin{array}{cccc} P_{total} = P_Q + P_{DC} + P_{AC} \\ P_Q = I_S \cdot V_S & \text{Op Amp Quiescent Power} \\ & \text{Dissipation} \\ P_{DC} = I_O \cdot (V_r - V_o) & \text{DC Load Power} \\ P_{AC} = \text{See Table 1 below} & \text{AC Load Power} \end{array}$$

where:

Is: Supply Current

V_S: Total Supply Voltage (V⁺ - V⁻)

Vo: Average Output Voltage

V_r: V⁺ for sourcing and V⁻ for sinking current

Table 1 below shows the maximum AC component of the load power dissipated by the Op Amp for standard Sinusoidal, Triangular, and Square Waveforms:

TABLE 1. Normalized AC Power Dissipated in the **Output Stage for Standard Waveforms**

P _{AC} (W.Ω/V ²)			
Sinusoidal	Triangular	Square	
50.7 x 10 ⁻³	46.9 x 10 ⁻³	62.5 x 10 ⁻³	

The table entries are normalized to V_S^2/R_L . To figure out the AC load current component of power dissipation, simply multiply the table entry corresponding to the output waveform by the factor V_8^2/R_1 . For example, with $\pm 12V$ supplies, a 600Ω load, and triangular waveform power dissipation in the output stage is calculated as:

$$P_{AC} = (46.9 \times 10^{-3}) \cdot [24^2/600] = 45.0 \text{mW}$$

OTHER APPLICATION HINTS:

The use of supply decoupling is mandatory in most applications. As with most relatively high speed/high output current Op Amps, best results are achieved when each supply line is decoupled with two capacitors; a small value ceramic capacitor (~0.01µF) placed very close to the supply lead in addition to a large value Tantalum or Aluminum (> 4.7µF). The large capacitor can be shared by more than one device if necessary. The small ceramic capacitor maintains low supply impedance at high frequencies while the large capacitor will act as the charge "bucket" for fast load current spikes at the Op Amp output. The combination of these capacitors will provide supply decoupling and will help keep the Op Amp oscillation free under any load.

LM8272 ADVANTAGES:

Dissipation

DC Load Power

AC Load Power

Compared to other Rail-to-Rail Input/Output devices, the LM8272 offers several advantages such as:

- Improved cross over distortion
- Nearly constant supply current throughout the output voltage swing range and close to either rail.
- Nearly constant Unity gain frequency (f,,) and Phase Margin (Phi_m) for all operating supplies and load conditions.
- No output phase reversal under input overload condition.

Physical Dimensions inches (millimeters) unless otherwise noted 0.118±0.004 [3±0.1] B (0.189)0.118±0.004 0.193±0.004 [4.8] $[3 \pm 0.1]$ [4.9±0.1] (0.040)[1.02] PIN 1 IDENT NOTE 2 (0.016)(0.0256) _{TYP} [0.41] [0.65] 1 LAND PATTERN RECOMMENDATION (0.0256) TYP [0.65]0.005 TYP [0.13] GAGE PLANE 0.043 0.005 MAX TYP R [1.09] [0.13] (0.010)[0.25] ○ 0.002[0.05] A 0.012+0.004 -0.002 TYP 0.021±0.005 À [0.53±0.12] 0.002-0.006 TYP $[0.3^{+0.10}_{-0.05}]$ $(0.034)_{-}$ 0.0375 SEATING PLANE [0.06 - 0.15][0.953] [0.86] ⊕ 0.002 [0.05]W BS CS 0.007 ± 0.002 MUAO8A (REV B) [0.18±0.05] 8-Pin MSOP

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

NS Package Number MUA08A

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Tel: 81-3-5639-7560

Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.