National Semiconductor

LM5113

PRELIMINARY
June 29, 2011

5A, 100V Half-Bridge Gate Driver for Enhancement Mode GaN FETs

General Description

The LM5113 is designed to drive both the high-side and the low-side enhancement mode Gallium Nitride (GaN) FETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of driving a high-side enhancement mode GaN FET operating up to 100V. The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5V, which prevents the gate voltage from exceeding the maximum gate-source voltage rating of enhancement mode GaN FETs. The inputs of the LM5113 are TTL logic compatible, and can withstand input voltages up to 14V regardless of the VDD voltage. The LM5113 has split gate outputs, providing flexibility to adjust the turn-on and turn-off strength independently.

In addition, the strong sink capability of the LM5113 maintains the gate in the low state, preventing unintended turn-on during switching. The LM5113 can operate up to several MHz. The LM5113 is available in a standard LLP-10 pin package, which contains an exposed pad to aid power dissipation.

Features

- Independent high-side and low-side TTL logic inputs
- 1.2A/5A peak source/sink current
- High-side floating bias voltage rail operates up to 100VDC
- Internal bootstrap supply voltage clamping
- Split outputs for adjustable turn-on/turn-off strength
- 0.5Ω /2 Ω pull-down/pull-up resistance
- Fast propagation times (30 ns typical)
- Excellent propagation delay matching (2 ns typical)
- Supply rail under-voltage lockout
- Low power consumption

Typical Applications

- Current Fed Push-Pull converters
- Half and Full Bridge converters
- Synchronous Buck converters
- Two-switch Forward converters
- Forward with Active Clamp converters

Package

- LLP-10 (4 mm x 4 mm)

Simplified Block Diagram



FIGURE 1.

Truth Table

HI	LI	HOH	HOL	LOH	LOL
L	L	Open	L	Open	L
L	H	Open	L	H	Open
H	L	H	Open	Open	L
H	H	H	Open	H	Open

Connection Diagrams



30162901

Ordering Information

Ordering Number	Package Type	NSC Package Drawing	Supplied As
LM5113SD	LLP-10	SDC10A	1000 units shipped in Tape & Reel
LM5113SDE	LLP-10	SDC10A	250 units shipped in Tape & Reel
LM5113SDX	LLP-10	SDC10A	4500 units shipped in Tape & Reel

Pin Descriptions

Pin Number	Name	Description	Applications Information
1	VDD	5V Positive gate drive supply	Locally decouple to VSS using low ESR/ESL capacitor located as close to the IC as possible.
2	HB	High-side gate driver bootstrap rail	Connect the positive terminal of the bootstrap capacitor to HB and the negative terminal to HS. The bootstrap capacitor should be placed as close to the IC as possible.
3	HOH	High-side gate driver turn-on output	Connect to the gate of high-side GaN FET with a short, low inductance path.
4	HOL	High-side gate driver turn-off output	Connect to the gate of high-side GaN FET with a short, low inductance path.
5	HS	High-side GaN FET source connection	Connect to the bootstrap capacitor negative terminal and the source of the high-side GaN FET.
6	HI	High-side driver control input	The LM5113 inputs have TTL type thresholds. Unused inputs should be tied to ground and not left open.
7	LI	Low-side driver control input	The LM5113 inputs have TTL type thresholds. Unused inputs should be tied to ground and not left open.
8	VSS	Ground return	All signals are referenced to this ground.
9	LOL	Low-side gate driver turn-off output	Connect to the gate of the low-side GaN FET with a short, low inductance path.
10	LOH	Low-side gate driver turn-on output	Connect to the gate of high-side GaN FET with a short, low inductance path.
EP		EP	It is recommended that the exposed pad on the bottom of the package be soldered to ground plane on the PC board to aid thermal dissipation.

Absolute Maximum Ratings (*Note 1*)

VDD to VSS	−0.3V to 7V
HB to HS	−0.3V to 7V
LI or HI to VSS	−0.3V to 15V
LOH, LOL to VSS	−0.3V to V_{DD} +0.3V
HOH, HOL to VSS	V_{HS} −0.3V to V_{HB} +0.3V
HS to VSS	−5V to +100V
HB to VSS	0 to 107V
HB to VDD	0 to 100V
Junction Temperature	+150°C
Storage Temperature Range	−55°C to +150°C
ESD Rating HBM	2 kV

Recommended Operating Conditions

VDD	+4.5V to +5.5V
LI or HI Input	0V to +14V
HS	−5V to 100V
HB	V_{HS} +4V to V_{HS} +5.5V
HS Slew Rate	<50 V/ns
Junction Temperature	−40°C to +125°C

Electrical Characteristics

Limits in standard type are for T_J = 25°C only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise specified, V_{DD} = V_{HB} = 5V, V_{SS} = V_{HS} = 0V, No Load on LOL and HOL or HOH and HOL (*Note 2*).

Symbol	Parameter	Conditions	Min	Typ	Max	Units
SUPPLY CURRENTS						
I_{DD}	VDD Quiescent Current	LI = HI = 0V		0.06	**0.2**	mA
I_{DDO}	VDD Operating Current	f = 500 kHz		1.0	**3**	mA
I_{HB}	Total HB Quiescent Current	LI = HI = 0V		0.10	**0.2**	mA
I_{HBO}	Total HB Operating Current	f = 500 kHz		1.0	**3**	mA
I_{HBS}	HB to VSS Current, Quiescent	HS = HB = 100V		0.1	**10**	µA
I_{HBSO}	HB to VSS Current, Operating	f = 500 kHz		0.4		mA
INPUT PINS						
V_{IR}	Input Voltage Threshold	Rising Edge	**TBD**	2.0	**TBD**	V
V_{IF}	Input Voltage Threshold	Falling Edge	**TBD**	1.65	**TBD**	V
V_{IHYS}	Input Voltage Hysteresis			350		mV
R_I	Input Pulldown Resistance		**100**	200	**400**	kΩ
UNDER VOLTAGE PROTECTION						
V_{DDR}	VDD Rising Threshold		**TBD**	4.0	**TBD**	V
V_{DDH}	VDD Threshold Hysteresis			0.2		V
V_{HBR}	HB Rising Threshold		**TBD**	3.3	**TBD**	V
V_{HBH}	HB Threshold Hysteresis			0.2		V
BOOTSTRAP DIODE						
V_{DL}	Low-Current Forward Voltage	I_{VDD-HB} = 100 µA		0.52	**0.85**	V
V_{DH}	High-Current Forward Voltage	I_{VDD-HB} = 100 mA		0.9	**TBD**	V
R_D	Dynamic Resistance	I_{VDD-HB} = 100 mA	**TBD**	2.0	**TBD**	Ω
	HB-HS Clamp	Regulation Voltage	**TBD**	5.0	**TBD**	V
LOW & HIGH SIDE GATE DRIVER						
V_{OL}	Low-Level Output Voltage	I_{HOL} = I_{LOL} = 100 mA		0.05	**TBD**	V
V_{OH}	High-Level Output Voltage	I_{HOH} = I_{LOH} = 100 mA V_{OH} = VDD – LOH or V_{OH} = HB – HOH		0.2	**TBD**	V
I_{OHL}	Peak Source Current	HOH, LOH = 0V		1.2		A
I_{OLL}	Peak Sink Current	HOL, LOL = 5V		5		A
I_{OHLK}	High-Level Output Leakage Current	HOH, LOH = 0V		1		µA
I_{OLLK}	Low-Level Output Leakage Current	HOL, LOL = 5V		1		µA
THERMAL RESISTANCE						
θ_{JA}	Junction to Ambient	LLP-10 (*Note 3*)		40		°C/W

Switching Characteristics

Limits in standard type are for T_J = 25°C only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise specified, V_{DD} = V_{HB} = 5V, V_{SS} = V_{HS} = 0V, No Load on LOL and LOH or HOL (*Note 2*).

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{LPHL}	LO Turn-Off Propagation Delay	LI Falling to LOL Falling		30	**56**	ns
t_{LPLH}	LO Turn-On Propagation Delay	LI Rising to LOH Rising		30	**56**	ns
t_{HPHL}	HO Turn-Off Propagation Delay	HI Falling to HOL Falling		30	**56**	ns
t_{HPLH}	HO Turn-On Propagation Delay	HI Rising to HOH Rising		30	**56**	ns
t_{MON}	Delay Matching: LO on & HO off			2	**10**	ns
t_{MOFF}	Delay Matching: LO off & HO on			2	**10**	ns
t_{RC}	Output Rise Time (0.5V to 4.5V)	C_L = 1000 pF		4		ns
t_{FC}	Output Fall Time (4.5V to 0.5V)	C_L = 1000 pF		4		ns
t_{PW}	Minimum Input Pulse Width that Changes the Output			10		ns
t_{BS}	Bootstrap Diode Reverse Recovery Time	I_F = 100 mA I_R = 100 mA		40		ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 3: Four layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50 x 50mm ground and power planes embedded in PCB. See Application Note AN-1187.

Timing Diagram



FIGURE 2. Timing Diagram

Detailed Operating Description

The LM5113 is designed to drive both the high-side and the low-side enhancement mode Gallium Nitride FETs in a synchronous buck or a half-bridge configuration. The outputs of the LM5113 are independently controlled with TTL input thresholds. The inputs of the LM5113 can withstand voltages up to 14V regardless of the VDD voltage, and can be directly connected to the outputs of PWM controllers.

The high side driver uses the floating bootstrap capacitor voltage to drive the high-side FET. As shown in *Figure 1*, the bootstrap capacitor is recharged through an internal bootstrap diode each cycle when the HS pin is pulled below the VDD voltage. For inductive load applications the HS node will fall to a negative potential, clamped by the low side FET.

Due to the intrinsic feature of enhancement mode GaN FETs the source-to-drain voltage, when the gate is pulled low, is usually higher than a diode forward voltage drop. This can lead to an excessive bootstrap voltage that can damage the high-side GaN FET. The LM5113 solves this problem with an internal clamping circuit that prevents the bootstrap voltage from exceeding 5V.

The output pull-down and pull-up resistance of LM5113 is optimized for enhancement mode GaN FETs to achieve high frequency, efficient operation. The 0.5Ω pull-down resistance provides a robust low impedance turn-off path necessary to eliminate undesired turn-on induced by high dv/dt or high di/dt. The 2Ω pull-up resistance helps reduce the ringing and over-shoot of the switch node voltage. The split outputs of the LM5113 offer flexibility to adjust the turn-on and turn-off speed by independently adding additional impedance in either the turn-on path and/or the turn-off path.

The LM5113 has an Under-voltage Lockout (UVLO) on both the VDD and bootstrap supplies. When the VDD voltage is below the threshold voltage of 4V, both the HI and LI inputs are ignored, to prevent the GaN FETs from being partially turned on. Also if there is sufficient VDD voltage, the UVLO will actively pull the LOL and HOL low. When the HB to HS bootstrap voltage is below the UVLO threshold of 3.3V, only HOL is pulled low. Both UVLO threshold voltages have 200mV of hysteresis to avoid chattering.

Bypass Capacitor

The VDD bypass capacitor provides the gate charge for the low-side and high-side transistors and to absorb the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated as follows:

$$C_{VDD} > \frac{Q_{gH} + Q_{gL} + Q_{rr}}{\Delta V}$$

Q_{gH} and Q_{gL} are gate charge of the high-side and low-side transistors respectively. Q_{rr} is the reverse recovery charge of the bootstrap diode, which is typically around 4nC. ΔV is the maximum allowable voltage drop across the bypass capacitor. A 0.1uF or larger value, good quality, ceramic capacitor is recommended. The bypass capacitor should be placed as close to the pins of the IC as possible to minimize the parasitic inductance.

Bootstrap Capacitor

The bootstrap capacitor provides the gate charge for the high-side switch, dc bias power for HB under-voltage lockout circuit, and the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated as follows:

$$C_{BST} > \frac{Q_{gH} + I_{HB} \times t_{ON} + Q_{rr}}{\Delta V}$$

I_{HB} is the quiescent current of the high-side driver. t_{on} is the maximum on-time period of the high-side transistor. A good quality, ceramic capacitor should be used for the bootstrap capacitor. It is recommended to place the bootstrap capacitor as close to the HB and HS pins as possible.

Power Dissipation

The power consumption of the driver is an important measure that determines the maximum achievable operating frequency of the driver. It should be kept below the maximum power dissipation limit of the package at the operating temperature. The total power dissipation of the LM5113 is the sum of the gate driver losses and the bootstrap diode power loss.

The gate driver losses are incurred by charge and discharge of the capacitive load. It can be approximated as

$$P = \left(C_{LoadH} + C_{LoadL}\right) \times V_{DD}^2 \times f_{SW}$$

C_{LoadH} and C_{LoadL} are the high-side and the low-side capacitive loads respectively. It can also be calculated with the total input gate charge of the high-side and the low-side transistors as

$$P = \left(Q_{gH} + Q_{gL} \right) \times V_{DD} \times f_{sw}$$

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Since each of these events happens once per cycle, the diode power loss is proportional to the operating frequency. Larger capacitive loads require more energy to recharge the bootstrap capacitor resulting in more losses. Higher input voltages (V_{IN}) to the half bridge also result in higher reverse recovery losses.

Layout Considerations

Small gate capacitance and miller capacitance enable enhancement mode GaN FETs to operate with fast switching speed. The induced high dv/dt and di/dt, coupled with a low gate threshold voltage and limited headroom of enhancement mode GaN FETs gate voltage, make the circuit layout crucial to the optimum performance. Following are some hints.

1. The first priority in designing the layout of the driver is to confine the high peak currents that charge and discharge the GaN FETs gate into a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the GaN FETs. The GaN FETs should be placed close to the driver.
2. The second high current path includes the bootstrap capacitor, the local ground referenced VDD bypass capacitor and low-side GaN FET. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.
3. The parasitic inductance in series with the source of the high-side FET and the low-side FET can impose excessive negative voltage transients on the driver. It is recommended to connect HS pin and VSS pin to the respective source of the high-side and low-side transistors with a short and low-inductance path.
4. The parasitic source inductance, along with the gate capacitor and the driver pull-down path, can form a LCR resonant tank, resulting in gate voltage oscillations. An optional resistor or ferrite bead can be used to damp the ringing.
5. Low ESR/ESL capacitors must be connected close to the IC, between VDD and VSS pins and between the HB and HS pins to support the high peak current being drawn from VDD during turn-on of the FETs. It is most desirable to place the VDD decoupling capacitor and the HB to HS bootstrap capacitor on the same side of the PC board as the driver. The inductance of vias can impose excessive ringing on the IC pins.
6. To prevent excessive ringing on the input power bus, good decoupling practices are required by placing low ESR ceramic capacitors adjacent to the GaN FETs.

The following figures show recommended layout patterns. Two cases are considered: (1) Without any gate resistors; (2) With an optional turn-on gate resistor. It should be noted that 0402 SMD package is assumed for the passive components in the drawings.



FIGURE 3. Recommended Layout

Physical Dimensions inches (millimeters) unless otherwise noted



LLP-10 Outline Drawing
NS Package Number SDC10A

Notes

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

National Semiconductor Americas Technical Support Center
Email: support@nsc.com
Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center
Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center
Email: jpn.feedback@nsc.com