


## FEATURES

- 1.0 A Totem Pole Output Driver
- High Speed Oscillator (700 kHz max)
- No Stability Compensation Required
- Lossless Short Circuit Protection
- Vcc Monitor
- 2.0% Precision Reference
- Programmable Soft-Start
- Moisture Sensitivity Level 3

## DESCRIPTION

The LM51031 is a switching controller for use in DC-DC converters. It can be used in the buck topology with a minimum number of external components. The LM51031 consists of a Vcc monitor for controlling the state of the device, 1.0A power driver for controlling the gate of a discrete P-Channel transistor, fixed frequency oscillator, short circuit protection timer, programmable Soft-Start, precision reference, fast output voltage monitoring comparator, and output stage driver logic with latch.

The high frequency oscillator allows the use of small inductors and output capacitors, minimizing PC board area and system cost. The programmable Soft-Start reduces current surges at startup. The short circuit protection timer significantly reduces the duty cycle to approximately 1/30 of its cycle during short circuit conditions.



## ORDERING INFORMATION

Device	Marking	Package
LM51031D	LM51031	SOP-8

## Typical Application (Fixed Output Voltage Versions)




Figure 1. Block Diagram and Typical Application

**MAXIMUM RATINGS**

(Absolute Maximum Ratings indicate limits beyond which damage to the device may occur)

Rating	Symbol	Value	Unit
Maximum Supply Voltage	VCC	20	V
Driver Supply Voltage	VC	20	V
Driver Output Voltage	VGATE	20	V
COSC, CS, VFB (Logic Pin)	–	6	V
Peak Output Current	–	1	A
Steady State Out Current	–	200	mA
Operating Junction Temperature	TJ	0 to 125	°C
Operating Ambient Temperature Range	TA	0 to 70	°C
Storage Temperature Range	TS	–65 to 150	°C
ESD (Human Body Model)	–	2.0	kV
Lead Temperature Soldering			
Wave Solder (through hole sytle only) (note 1)	–	260 peak	°C
Reflow (SMD styles only) (note 2)	–	230 peak	°C

Maximum ratings are those value beyond which device damage con occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously.

If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. 10 sec. maximum.
2. 60 sec. max above 183°C

**PACKAGE LEAD DESCRIPTION**

Package Pin Number	Pin Symbol	Function
1	VGATE	Driver pin to gate of external P–ch FET.
2	PGND	Output power stage ground connection.
3	COSC	Oscilator frequency programming capacitor.
4	GND	Logic ground.
5	VFB	Feedback voltage input.
6	VCC	Logic supply voltage.
7	CS	Soft–Start and fault timing capacitor.
8	VC	Driver supply Voltage.

**ELECTRICAL CHARACTERISTICS**(Specifications apply for  $4.5V \leq V_{CC} \leq 16V$ ,  $3V \leq V_C \leq 16V$ ,  $0^\circ C \leq T_J \leq 125^\circ C$ , unless otherwise specified.)

Characteristic	Test Conditions	Min	TYP	Max	Unit
<b>Oscillator</b> $V_{FB} = 1.2V$					
Frequency	$C_{OSC} = 470 \text{ pF}$	160	200	240	kHz
Charge Current	$1.4 V < V_{COSC} < 2.0 V$	–	110	–	$\mu A$
Discharge Current	$2.7 V > V_{COSC} > 2.0 V$	–	680	–	$\mu A$
Maximum Duty Cycle	$1 - (t_{OFF}/t_{ON})$	80.0	83.3	–	%
<b>Short Circuit Timer</b> $V_{FB} = 1.0 V$ ; $C_S = 0.1 \text{ }\mu F$ ; $V_{COSC} = 2.0 V$					
Charge Current	$1.0 V < V_{CS} < 2.0 V$	175	264	325	$\mu A$
Fast Discharge Current	$2.55 V > V_{CS} < 2.4 V$	40.0	66	80	$\mu A$
Slow Discharge Current	$2.4 V < V_{CS} < 1.5 V$	4.0	6	10	$\mu A$
Start Fault Inhibit Time	$0 V < V_{CS} < 2.5 V$	0.7	0.85	1.4	ms
Valid Fault Time	$2.6 V > V_{CS} > 2.4 V$	0.2	0.3	0.45	ms
GATE Inhibit Time	$2.4 V > V_{CS} > 1.5 V$	9.0	15	23	ms
Fault Duty Cycle	–	2.5	3.1	4.6	%
<b>CS Comparator</b> $V_{FB} = 1.0 V$					
Fault Enable CS Voltage	–	–	2.5	–	V
Max CS Voltage	$V_{FB} = 1.5 V$	–	2.6	–	V
Fault Detect Voltage	$V_{CS} = \text{when GATE goes high}$	–	2.4	–	V
Fault Inhibit Voltage	Minimum $V_{CS}$	–	1.5	–	V
Hold Off Release Voltage	$V_{FB} = 0 V$	0.4	0.7	1.0	V
Regulator Threshold Voltage Clamp	$V_{CS} = 1.5 V$	0.725	0.866	1.035	V
<b>CFB Comparator</b> $V_{COSC} = V_{CS} = 2.0 V$					
Regulator Threshold Voltage	$T_J = 25^\circ C$ (Note 3)	1.225	1.250	1.275	V
	$T_J = 0 \text{ to } 125^\circ C$	1.210	1.250	1.290	V
Fault Threshold Voltage	$T_J = 25^\circ C$ (Note 3)	1.12	1.15	1.17	V
	$T_J = 0 \text{ to } 125^\circ C$	1.10	1.15	1.19	V
Threshold Line Regulation	$4.5 V \leq V_{CC} \leq 16 V$	–	6	15	mV
Input Bias Current	$V_{FB} = 0 V$	–	1	4	$\mu A$
Voltage Tracking	(Regulator Threshold – Fault Threshold Voltage)	70	100	120	mV
Input Hysteresis Voltage	–	–	4.0	20	mV
<b>Power Stage</b> $V_{CC} = V_C = 10 V$ ; $V_{FB} = 1.2 V$					
GATE DC low Saturation Voltage	$V_{COSC} = 1.0V$ ; 200 mA Sink	–	1.2	1.5	V
GATE DC High Saturation Voltage	$V_{COSC} = 2.7V$ ; 200 mA Source; $V_C = V_{GATE}$	–	1.5	2.1	V
Rise Time	$C_{GATE} = 1.0 \text{ nF}$ ; $1.5 V < V_{GATE} < 9.0 V$	–	25	60	ns
Fall Time	$C_{GATE} = 1.0 \text{ nF}$ ; $1.5 V < V_{GATE} < 9.0 V$	–	25	60	ns
<b>V<sub>CC</sub> Monitor</b>					
Turn-On Threshold	–	4.100	4.300	4.500	V
Turn-Off Threshold	–	4.085	4.200	4.415	V
Hysteresis	–	65	130	200	mV
<b>Current Drain</b>					
$I_{CC}$	$4.5 V < V_{CC} < 16 V$ , Gate switching		4.5	6.0	mA
$I_C$	$3.0 V < V_C < 16 V$ , Gate Nonswitching		2.7	4.0	mA
Shutdown $I_{CC}$	$V_{CC} = 4.0$		500	900	A

3. Guaranteed by design, not 100% tested in production.




Figure 2. Block Diagram

## THEORY OF OPERATION

### Control Scheme

The LM51031 monitors the output voltage to determine when to turn on the PFET. If VFB falls below the internal reference voltage of 1.25V during the oscillator's charge cycle, the PFET is turned on and remains on for the duration of the charge time. The PFET gets turned off and remains off during the oscillator's discharge time with the maximum duty cycle to 80%. It requires 7mV typical, and 20mV maximum ripple on the VFB pin is required to

operate. This method of control does not require any loop stability compensation.

### Startup

The LM51031 has an externally programmable soft start feature that allows the output voltage to come up slowly preventing voltage overshoot on the output. At startup, the voltage on all pins is zero. As VCC rises, the VC voltage along with the internal resistor RG keeps

the PFET off. As VCC and VC continue to rise, the oscillator capacitor (COSC) and Soft start/Fault Timing capacitor(CS) charges via internal current sources. COSC gets charged by the current source IC and CS gets charged by the IT source combination described by:

$$I_{CS} = I_T - \left( \frac{I_T}{55} + \frac{I_T}{5} \right).$$

The internal Holdoff Comparator ensures that the external PFET is off until VCS > 0.7V, preventing the GATE flip-flop (F2) from being set. This allows the oscillator to reach its operating frequency before enabling the drive output. Soft start is obtained by clamping the VFB comparator’s (A6) reference input to approximately 1/2 of the voltage at the CS pin during startup, permitting the control loop and the output voltage to slowly increase. Once the CS pin charges above the Holdoff Comparator trip point of 0.7V, the low feedback to the VFB Comparator sets the GATE flip-flop during COSC’s charge cycle. Once the GATE flip-flop is set, VGATE goes low and turns on the PFET. When VCS exceeds 2.4V, the CS charge sense comparator (A4) sets the VFB comparator reference to 1.25V completing the startup cycle.

**Lossless Short Circuit Protection**

The LM51031 has “lossless” short circuit protection since there is no current sense resistor required. When the voltage at the CS pin (the fault timing capacitor voltage) reaches 2.5V during startup, the fault timing circuitry is enabled. During normal operation the CS voltage is 2.6V. During a short circuit or a transient condition, the output voltage moves lower and the voltage at VFB drops. If VFB drops below 1.15V, the output of the fault comparator goes high and the LM51031 goes into a fast discharge mode. The fault timing capacitor, CS, discharges to 2.4V. If the VFB voltage is still below 1.15V when the CS pin reaches 2.4V, a valid fault condition has been detected. The slow discharge comparator output goes high and enables gate G5 which sets the slow discharge flip flop. The Vgate flip flop resets and the output switch is turned off. The fault timing capacitor is slowly discharged to 1.5V. The LM51031 then enters a normal startup routine. If the fault is still present when the fault timing capacitor voltage reaches 2.5V, the fast and slow discharge cycles repeat as shown in figure 2. If the VFB voltage is above 1.15V when CS reaches 2.4V a fault condition is not detected, normal operation resumes and CS charges back to 2.6V. This reduces the chance of erroneously detecting a load transient as a fault condition.




Figure 3. Voltage on Start Capacitor (V<sub>CS</sub>), the Gate (V<sub>GATE</sub>), and in the Feedback Loop (V<sub>FB</sub>), During Startup, Normal and Fault Conditions

Buck Regulator Operation

A block diagram of a typical buck regulator is shown in Figure 4. If we assume that the output transistor is initially off, and the system is in discontinuous operation, the inductor current  $I_L$  is zero and the output voltage is at its nominal value. The current drawn by the load is supplied by the output capacitor  $C_O$ . When the voltage across  $C_O$  drops below the threshold established by the feedback

resistors  $R_1$  and  $R_2$  and the reference voltage  $V_{REF}$ , the power transistor  $Q_1$  switches on and current flows through the inductor to the output. The inductor current rises at a rate determined by  $(V_{IN} - V_{OUT})/L$ . The duty cycle (or “on” time) for the LM51031 is limited to 80%. If output voltage remains to 80%. If output voltage remains higher than nominal during the entire  $C_{OSC}$  change time, the  $Q_1$  does not turn on, skipping the pulse




Figure 4. Buck Regulator Block Diagram

APPLICATIONS INFORMATION

LM51031 Design Example

Specifications 12 V to 5.0 V, 3.0 A Buck Controller

- $V_{in} = 12\text{ V} \pm 20\%$  (i.e. 14.4 V max, 9.6 V min)
- $V_{out} = 5.0\text{ V} \pm 2\%$
- $I_{out} = 0.3\text{ A to } 3.0\text{ A}$
- Output ripple voltage < 50 mV max
- Efficiency > 80%
- $f_{sw} = 200\text{ kHz}$

1) Duty Cycle Estimates

Since the maximum duty cycle  $D$ , of the LM51031 is limited to 80% min, it is necessary to estimate the duty cycle for the various input conditions over the complete operating range.

The duty cycle for a buck regulator operating in a

continuous conduction mode is given by:

$$D = \frac{V_{OUT} + V_F}{V_{IN} - V_{SAT}}$$

where:

$V_{SAT} = R_{DS(ON)} \times I_{OUT\ max}$  and  $R_{DS(ON)}$  is the value at  $T_J\ 100^\circ\text{C}$ .

If  $V_F = 0.60\text{ V}$  and  $V_{SAT} = 0.60\text{ V}$  then the above equation becomes:

$$D_{MAX} = \frac{5.6}{9.0} = 0.62$$

$$D_{MIN} = \frac{5.6}{13.8} = 0.40$$

## 2) Switching Frequency and On and Off Time

### Calculations

Given that  $f_{SW} = 200 \text{ kHz}$  and  $D_{MAX} = 0.80$

$$T = \frac{1.0}{f_{SW}} = 5.0 \mu\text{s}$$

$$T_{ON(max)} = T \times D_{MAX} = 5.0 \mu\text{s} \times 0.62 \cong 3.0 \mu\text{s}$$

$$T_{ON(min)} = T \times D_{MIN} = 5.0 \mu\text{s} \times 0.40 \cong 2.0 \mu\text{s}$$

$$T_{OFF(max)} = T_{ON(min)} = 5.0 \mu\text{s} - 2.0 \mu\text{s} = 3.0 \mu\text{s}$$

## 3) Oscillator Capacitor Selection

The switching frequency is set by COSC, whose value is given by:

$$\text{COSC in pF} = \frac{95 \times 10^6}{f_{SW} \left( 1 + \frac{f_{SW}}{3 \times 10^6} - \left( \frac{30 \times 10^3}{f_{SW}} \right)^2 \right)}$$

## 4) Inductor Selection

The inductor value is chosen for continuous mode operation down to 0.3 Amps.

The ripple current  $\Delta I = 2 \times I_{OUTmin} = 2 \times 0.3 \text{ A} = 0.6 \text{ A}$

$$L_{min} = \frac{(V_{OUT} + V_D) \times T_{OFF(max)}}{\Delta I} = \frac{5.6 \text{ V} \times 3.0 \mu\text{s}}{0.6 \text{ A}} = 28 \mu\text{H}$$

This is the minimum value of inductor to keep the ripple current  $< 0.6 \text{ A}$  during normal operation.

A smaller inductor will result in larger ripple current. Ripple current at a minimum off time is:

$$\Delta I = \frac{(V_{OUT} + V_F) \times T_{OFF(min)}}{L_{MIN}} = \frac{5.6 \text{ V} \times 2.0 \mu\text{s}}{28 \mu\text{H}} = 0.4 \text{ A}$$

The core must not saturate with the maximum expected current, here given by:

$$I_{MAX} = I_{OUT} + \Delta I/2 = 3.0 \text{ A} + 0.4 \text{ A}/2 = 3.2 \text{ A}$$

## 5) Output Capacitor

The output capacitor and the inductor form a low pass filter. The output capacitor should have a low ESL and ESR. Low impedance aluminum electrolytic, tantalum or organic semiconductor capacitors are a good choice for an output capacitor. Low

impedance aluminum are less expensive.

of suppliers and are the best choice for surface mount. Solid tantalum chip capacitors are available from a number of suppliers and are the best choice for surface mount applications.

The output capacitor limits the output ripple voltage. The LM51031 needs a maximum of 20 mV of output ripple for the feedback comparator to change state. If we assume that all the inductor ripple current flows through the output capacitor and that it is an ideal capacitor (i.e. zero ESR), the minimum capacitance needed to limit the output ripple to 50 mV peak-to-peak is given by:

$$C = \frac{\Delta I}{8.0 \times f_{SW} \times \Delta V} = \frac{0.6 \text{ A}}{8.0 \times (200 \times 10^3 \text{ Hz}) \times (50 \times 10^{-3} \text{ V})} = 7.5 \mu\text{F}$$

The minimum ESR needed to limit the output voltage ripple to 50 mV peak-to-peak is:

$$\text{ESR} = \frac{\Delta V}{\Delta I} = \frac{50 \times 10^{-3}}{0.6 \text{ A}} = 83 \text{ m}\Omega$$

The output capacitor should be chosen so that its ESR is less than 83 m $\Omega$ .

During the minimum off time, the ripple current is 0.4 A and the output voltage ripple will be:

$$\Delta V = \text{ESR} \times \Delta I = 83 \text{ m}\Omega \times 0.4 = 33 \text{ mV}$$

## 6) VFB Divider

$$V_{OUT} = 1.25 \text{ V} \left( \frac{R_1 + R_2}{R_2} \right) = 1.25 \text{ V} \left( \frac{R_1}{R_2} + 1.0 \right)$$

The input bias current to the comparator is 4.0  $\mu\text{A}$ . The resistor divider current should be considerably higher than this to ensure that there is sufficient bias current. If we choose the divider current to be at least 250 times the bias current this permits a divider current of 1.0 mA and simplifies the calculations.

$$\frac{5.0 \text{ V}}{1.0 \text{ mA}} = R_1 + R_2 = 5.0 \text{ k}\Omega$$

Let  $R_2 = 1.0 \text{ k}\Omega$

Rearranging the divider equation gives:

$$R_1 = R_2 \left( \frac{V_{OUT}}{1.25} - 1.0 \right) = 1.0 \text{ k}\Omega \left( \frac{5.0 \text{ V}}{1.25} - 1.0 \right) = 3.0 \text{ k}\Omega$$

### 7) Divider Bypass Capacitor CRR

Since the feedback resistors divide the output voltage by a factor of 4.0, i.e.  $5.0\text{ V}/1.25\text{ V} = 4.0$ , it follows that the output ripple is also divided by four. This would require that the output ripple be at comparator. We use a capacitor CRR to act as an least 60 mV ( $4.0 \times 15\text{ mV}$ ) to trip the feedback AC short. The ripple voltage frequency is equal to the switching frequency so we choose  $CRR = 1.0\text{ nF}$ .

### 8) Soft–Start and Fault Timing Capacitor CS

CS performs several important functions. First it provides a delay time for load transients so that the IC does not enter a fault mode every time the load changes abruptly. Secondly it disables the fault circuitry during startup, it also provides Soft–Start by clamping the reference voltage during startup, allowing it to rise slowly, and, finally it controls the hiccup short circuit protection circuitry. This reduces the duty cycle to approximately 0.035 during short circuit conditions. An important consideration in calculating CS is that its voltage does not reach 2.5 V (the voltage at which the fault detect circuitry is enabled) before VFB reaches 1.15 V otherwise the power supply will never start. If the VFB pin reaches 1.15 V, the fault timing comparator will discharge CS and the supply will not start. For the VFB voltage to reach 1.15 V the output voltage must be at least  $4 \times 1.15 = 4.6\text{ V}$ . If we choose an arbitrary startup time of 900  $\mu\text{s}$ , the value of CS is:

$$t_{\text{Startup}} = \frac{CS \times 2.5\text{ V}}{I_{\text{Charge}}}$$

$$CS_{\text{min}} = \frac{900\ \mu\text{s} \times 264\ \mu\text{A}}{2.5\text{ V}} = 950\ \text{nF} \approx 0.1\ \mu\text{F}$$

The fault time is the sum of the slow discharge time the fast discharge time and the recharge time. It is dominated by the slow discharge time. The first parameter is the slow discharge time, it is the time for the CS capacitor to discharge from 2.4 V to 1.5 V and is given by:

$$t_{\text{SlowDischarge}}(t) = \frac{CS \times (2.4\text{ V} - 1.5\text{ V})}{I_{\text{Discharge}}}$$

where  $I_{\text{Discharge}}$  is 6.0  $\mu\text{A}$  typical.

$$t_{\text{SlowDischarge}}(t) = CS \times 1.5 \times 10^5$$

The fast discharge time occurs when a fault is first detected. The CS capacitor is discharged from 2.5 V to 2

$$t_{\text{FastDischarge}}(t) = \frac{CS \times (2.5\text{ V} - 2.4\text{ V})}{I_{\text{FastDischarge}}}$$

where  $I_{\text{FastDischarge}}$  is 66  $\mu\text{A}$  typical.

$$t_{\text{FastDischarge}}(t) = CS \times 1515$$

The recharge time is the time for CS to charge from 1.5 to 2.5 V.

$$t_{\text{Charge}}(t) = \frac{CS \times (2.5\text{ V} - 1.5\text{ V})}{I_{\text{Charge}}}$$

where  $I_{\text{Charge}}$  is 264  $\mu\text{A}$  typical.

$$t_{\text{Charge}}(t) = CS \times 3787$$

The fault time is given by:

$$t_{\text{Fault}} = CS \times (3787 + 1515 + 1.5 \times 10^5)$$

$$t_{\text{Fault}} = CS \times (1.55 \times 10^5)$$

For this circuit

$$t_{\text{Fault}} = 0.1 \times 10^{-6} \times 1.55 \times 10^5 = 15.5\ \mu\text{s}$$

A larger value of CS will increase the fault time out time but will also increase the Soft–Start time.

### 9) Input Capacitor

The input capacitor reduces the peak currents drawn from the input supply and reduces the noise and ripple voltage on the VCC and VC pins. This capacitor must also ensure that the VCC remains above the UVLO voltage in the event of an output short circuit. A low ESR capacitor output short circuit. A low ESR capacitor of at least 100  $\mu\text{F}$  is good. A ceramic surface mount capacitor should also be connected between VCC and ground to filter high frequency noise.

### 10) MOSFET Selection

The LM51031 drives a P–Channel MOSFET. The VGATE pin swings from GND to VC. The type of P–Ch FET used depends on the operating conditions but for input voltage below 7.0 V a logic level FET should be used.



A P–Ch FET with a continuous drain current ( $I_D$ ) rating greater than the maximum output current is required. The Gate–to–Source voltage  $V_{GS}$  and Source Breakdown Voltage should be chosen based on the input supply voltage. The power dissipation due to the conduction losses is given by:

$$P_D = I_{OUT}^2 \times R_{DS(ON)} \times D$$

where

$R_{DS(ON)}$  is the value at  $T_J = 100^\circ\text{C}$

The power dissipation of the P–Ch FET due to the switching losses is given by:

$$P_D = 0.5 \times V_{IN} \times I_{OUT} \times (t_r) \times f_{SW}$$

where  $t_r$  = Rise Time.

#### 11) Diode Selection

The flyback or catch diode should be a Schottky diode because of its fast switching ability and low forward voltage drop. The current rating must be at least equal to the maximum output current. The breakdown voltage should be at least 20 V for this 12 V application. The diode power dissipation is given by:

$$P_D = I_{OUT} \times V_D \times (1.0 - D_{min})$$