Unipolar Stepper Motor Driver

□ GENERAL DESCRIPTION

The NJW4351 is a high efficiency DMOS unipolar stepper motor driver IC. Compared to previous devices, it is more suitable for low voltage operation, capable of handling 5.0V, 3.3V and the like logic circuits. Drive Stage consists of DMOS which produces high efficiency and low heat generation motor drive circuit.

The motor can be controlled by the STEP and DIR system. Further more, to improve controllability of system, MO, ENABLE, RESET and PD function are included, various applications are possible.

Supply Voltage

V_{DD}=2.7 to 5.5V V_{MM}= to 55V


Output Current

lo=1.5A peak at $V_{DD}=5V$


- Low Quiescent Current I_{DD} =500µA typ.
- STEP&DIR Input Operation (Internal Translator)
- HALF/FULL Mode Generation
- TTL compatible Input With Schmitt-Comparator
- ENABLE Function
- RESET Function
- MO (Motor Origin Monitor) Position-indication Output
- PD (Standby) Function
- Under Voltage Lock Out
- Thermal Shutdown Circuit
- Alarm Output Function (As the protection circuit operates)
- BCD Technology
- Package Outline


SSOP20-C3, DIP16

BLOCK DIAGRAM



PACKAGE OUTLINE






NJW4351VC3

NJW4351D

New Japan Radio Co., Ltd.



PIN FUNCTION LIST

Pin#		Terminal	Function	Remark		
SSOP20-C3	DIP16	Name	FUNCTION	Remark		
1	16	PD	Power Saving State Setting Input Terminal	L=Standby, H=Normal Operation		
2	1	VDD	Logic Voltage Supply Terminal	Logic Voltage Supply		
3	2	HSM	HALF/FULL Step Mode Setting Input Terminal	L=FULL, H=HALF		
4	3	STEP	Stepping Pulse Input Terminal	The Translator is triggered by positive edge of STEP Pulse.		
5	4	DIR	Direction Setting Input Terminal	L=FORWARD, H=REVERSE		
6	5	RESET	Reset Input Terminal	L=The Translator is initialized, H=Normal Operation		
7	6	ENABLE	Phase Output Off Input Terminal	L=ACTIVE, H=Normal Operation		
8	7	MO	MO Output Terminal	When the Translator is in initial status, L level is to output.		
9	8	ALARM	Internal Protection Operation Detection Output Terminal	When the internal protection operation is detected, L level is to output.		
10	9	GND	Logic Ground Terminal	Logic Ground		
11,12,19,20	-	N.C.	No Connection	No Connection		
13	10	OUT2A	2ch Output Terminal A	—		
14	11	SENSE2	Current Detection Resistance Connection Terminal 2	It connects resistance for the detection of the side of 2ch. At the unused time, it connects with GND.		
15	12	OUT2B	2ch Output Terminal B	—		
16	13	OUT1B	1ch Output Terminal B			
17	14	SENSE1	Current Detection Resistance Connection Terminal 1	It connects resistance for the detection of the side of 1ch. At the unused time, it connects with GND.		
18	15	OUT1A	1ch Output Terminal A	_		

(Ta=25°C)

□ ABSOLUTE MAXIMUM RATINGS

				(10 20 0)
PARAMETER	SYMBOL	RATINGS	UNIT	
Logic Supply Voltage	V _{DD}	7	V	VDD PIN
Motor Output Voltage	Vo	55	V	OUT1A/1B/2A/2B PIN
Logic Input Voltage	V _{IN}	7	V	STEP, DIR, HSM, RESET, ENABLE, PD PIN
ALARM Output Voltage	V _{ALARM}	7	V	ALARM PIN
MO Output Voltage	V _{MO}	7	V	MO PIN
Output Current	lo	1.5	Α	OUT1A/1B/2A/2B PIN
ALARM Output Current	ALARM	20	mA	ALARM PIN
MO Output Current	I _{MO}	20	mA	MO PIN
Operating Temperature	Topr	-40 to +85	°C	-
Junction Temperature	Tj	-40 to +150	°C	-
Storage Temperature	Tstg	-50 to +150	°C	-
Power Dissipation	Р	1.0	W	(*1) Mounted on 2Layers PCB
(SSOP20-C3)	PD	1.5	W	(*1) Mounted on 4Layers PCB
Rower Dissinction		1.2	W	Device itself
Power Dissipation (DIP16)	PD	1.4	W	(*1) Mounted on 2Layers PCB
		2.0	W	(*1) Mounted on 4Layers PCB

(*1): Mounted on glass epoxy board based on EIA/JEDEC. (114.3x76.2x1.6mm: 2Layers/4Layers)


RECOMMENDED OPERATING CONDITIONS


RECOMMENDED OPERATING CONDITIONS (Ta=25°C					Та=25°С)	
PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Logic Supply Voltage	V _{DD}		2.7	3.3	5.5	V
Output Current	lo	V _{DD} =5V	-	500	-	mA
Output Current	lo	V _{DD} =3.3V	-	-	500	mA

		$(V_{MM}=24V, V_{DD}=PD=3.3V, R_{L}=1k\Omega,$	R _{MO} =3.3k			-
PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
GENERAL						
Quiescent current	I _{DD}	STEP,DIR,HSM,RESET,ENABLE=3.3V, Except I _{IH}	-	0.5	0.8	mA
Quiescent current (Standby)	I _{PD}	PD=0V, except I _{IH}	-	-	1.0	uA
□ INPUT BLOCK1 (STEP)				1	_	-
H level input voltage1	V _{IH1}		2.0	-	_	V
L level input voltage1	V _{IL1}		0	-	0.8	V
Input hysteresis voltage1			0.4	0.55	-	V
H level input voltage2	V _{IH2}	V _{DD} =5V	2.4	-	_	V
L level input voltage2	V _{IL2}	V _{DD} =5V	0	-	0.8	V
Input hysteresis voltage2	V _{IHYS2}	V _{DD} =5V	0.4	0.55	-	V
H level input current		STEP=3.3V	15	33	45	uA
L level input current	in	STEP=0V	-	10	20	uA
Input pull down resistance			_	100		kΩ
Input pulse widths	tp		2	-	_	US
INPUT BLOCK2 (PD/DIR/HSN			-		_	45
H level input voltage1		<u>ישבר)</u>	2.0	i		V
L level input voltage1	V _{IH1} V _{IL1}		2.0	-	- 0.8	V
Input hysteresis voltage1			0	0.13	0.0	V
	V _{IHYS1}		- 24	0.15	-	V
H level input voltage2	V _{IH2}	V _{DD} =5V		-	-	V
L level input voltage2	V _{IL2}	$V_{DD}=5V$	0	-	0.8	
Input hysteresis voltage2	V _{IHYS2}	V _{DD} =5V	-	0.14	-	V
H level input current	Ι _Η	PD, DIR, HSM, RESET, ENABLE=3.3V, per input	15	33	45	uA
L level input current	IIL	PD, DIR, HSM, RESET, ENABLE=0V, per input	-200	0	+200	nA
Input pull down resistance	R _{DOWN}		-	100	-	kΩ
Input pulse widths	tp		2	-	-	us
Data setup time	t _{DS}		1	-	-	us
Data hold time	t _{DH}		1	-	-	us
☐ MOTOR OUTPUT BLOCK (C	UT1A/OUT1E	3/OUT2A/OUT2B)				
Output ON resistance1	R ₀₁	lo=500mA	-	1.2	1.45	Ω
Output ON resistance2	R ₀₂	V _{DD} =5.0V, lo=500mA	-	0.9	1.25	Ω
Output leak current	I _{OLEAK}	ENABLE=0V,Vo=50V	-	1	5	uA
Delay time	t _{DELAY}	Attumon	-	0.3	-	us
Sense terminal leak current	I _{SENSELEAK}	ENABLE=0V, V_{SENSE} =1V(SENSE \rightarrow GND)	-	-	1	uA
□ MO OUTPUT (MO)				•		
L level output voltage	V _{MO}	I _{MO} =10mA	-	0.3	0.5	V
MO terminal leak current	IMOLEAK	V _{MO} =5.5V	-	-	1	uA
			1		-	
L level output voltage	V _{ALARM}	I _{ALARM} =10mA	1 -	0.3	0.5	V
ALARM terminal leak current		V _{ALARM} =5.5V	_	0.0	1	uA
THERMAL SHUTDOWN BLC		VALARM 0.0V			1	0/ (
Thermal shutdown operating		1	1			
	T _{TSD1}		-	170	-	°C
temperature Thermal shutdown recovery						
temperature	T _{TSD2}		-	140	-	°C
Thermal shutdown hysteresis	ΔT_{TSD}		-	30	_	°C
UNDER VOLTAGE LOCK OL		1	1		1	~
UVLO operating voltage			1.6	1.9	2.2	V
UVLO recovery voltage	V _{UVLO1} V _{UVLO2}		1.0	2.2	2.2	
UVLO hysteresis voltage	ΔV_{UVLO2}		0.2	0.3	0.4	V
UVEO HYSIELESIS VUILAYE	Ц V UVLO		0.2	0.3	0.4	v


$\hfill\square$ PIN/ CIRCUIT OPERATIONAL DEFINITION

♦ Logic Input Pins Operational Voltage Definition







♦ Logic Input Pins Timing Definition



Thermal Shutdown Operational Definition



Under Voltage Protection Operational Definition



TERMINAL STATUS

STEP	Function		
Negative Edge	-		
Positive Edge	Internal translator gose on every this edge		
OPEN	-		

STEP-Motor Stepping Pulse Input

HSM-HALF/FULL Step Mode Input

HSM	Function		
Н	HALF Step		
L	FULL Step		
OPEN	FULL Step (Inside PULL DOWN)		

DIR-Direction Command Input

Birt Biroction Command Input			
DIR	Function		
Н	REVERSE		
L	FORWARD		
OPEN	FORWARD (Inside PULL DOWN)		

ENABLE-Enable Input

ENABLE	Function		
Н	ACTIVE		
L	OUT terminals are OFF , but internal logic circuit is ON.		
OPEN	OUT terminals are OFF , but internal logic circuit is ON. (Inside PULL DOWN)		

RESET-Reset Input

RESET	Function
Н	ACTIVE
L	RESET
OPEN	RESET
OPEN	(Inside PULL DOWN)

PD-Power Down State Input

PD	Function
Н	ACTIVE
L	RESET+POWER SAVING
OPEN	RESET+POWER SAVING (Inside PULL DOWN)

MO-Motor Origin Position Output

MO	Function		
н	The translator is in noninitial		
11	status		
	The translator is in initial		
L	status		

ALARM-Alarm Output

ALARM	Function
Н	Normal Operation
L	OUT terminals are OFF, as the protection circuit operates.

TIMING CHART

	P	DR	1 2	:	3 .	4	1 :	2	3 4	4 1
DIR	L									
ENABLE	н									
RESET	н									
HSM	L									
STEP	L									
OUT2B	OFF							ĺ		
OUT2A	ON					1				
OUT1B	OFF		1		<u> </u>					
OUT1A	ON				1					
МО	ON									

STEP	After POR	1	2	3	4
OUT2B	OFF	OFF	ON	ON	OFF
OUT2A	ON	ON	OFF	OFF	ON
OUT1B	OFF	ON	ON	OFF	OFF
OUT1A	ON	OFF	OFF	ON	ON
MO	ON	OFF	OFF	OFF	ON

Fig.1 Full Step Mode / Forward Direction Sequence

	Р	OR	1 2	2 :	3	4 [.]	1 :	2	3	4	1
DIR	Н	"									
ENABLE	н										
RESET	н										-
HSM	L										
STEP	L										
											Ι
OUT2B	OFF		1								1
OUT2A	ON										
OUT1B	OFF							1			
OUT1A	ON										
MO	ON		_			l				1	_

STEP	After POR	1	2	3	4
OUT2B	OFF	ON	ON	OFF	OFF
OUT2A	ON	OFF	OFF	ON	ON
OUT1B	OFF	OFF	ON	ON	OFF
OUT1A	ON	ON	OFF	OFF	ON
MO	ON	OFF	OFF	OFF	ON

Fig.2 Full Step Mode / Reverse Direction Sequence

	P	OR	-	1	2	3	4	5	6	7	8	1
DIR	L	и <u> </u>										
ENABLE	н											
RESET	н	<u> </u>										
HSM	н	—										
STEP	L											
OUT2B	OFF	—										
OUT2A	ON										1	
OUT1B	OFF	—			1			-				
OUT1A	ON					_	_		_			<u> </u>
мо	ON											

STEP	After POR	1	2	3	4	5	6	7	8
OUT2B	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	OFF
OUT2A	ON	ON	ON	OFF	OFF	OFF	OFF	OFF	ON
OUT1B	OFF	OFF	ON	ON	ON	OFF	OFF	OFF	OFF
OUT1A	ON	OFF	OFF	OFF	OFF	OFF	ON	ON	ON
MO	ON	OFF	ON						

Fig.3 Half Step Mode / Forward Direction Sequence

	P	OR	1 2	2 ;	3.	4	5	6	7	8	1
DIR	н	"									
ENABLE	н										-
RESET	н										
HSM	н										
STEP	L										
OUT2B	OFF										
OUT2A	ON										_
OUT1B	OFF					1					
OUT1A	ON									1	
						0	d				
МО	ON									1	

STEP	After POR	1	2	3	4	5	6	7	8
OUT2B	OFF	OFF	ON	ON	ON	OFF	OFF	OFF	OFF
OUT2A	ON	OFF	OFF	OFF	OFF	OFF	ON	ON	ON
OUT1B	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	OFF
OUT1A	ON	ON	ON	OFF	OFF	OFF	OFF	OFF	ON
MO	ON	OFF	ON						

Fig.4 Half Step Mode / Reverse Direction Sequence

1			
	POF	R 1 2 3 4 1 2 3 4 1	
DIR	L,	·	
ENABLE	н		
RESET	н		
HSM	L		* When ENABLE is active OUT terminals are OFF
STEP	L		hut internel legic circult is ON
0.12.			but internal logic circuit is ON.
OUT2B	OFF		
	1		
OUT2A	ON .		
OUT1B	OFF		
OUT1A	ON		
			Fig.5 Full Step Mode / Enable Sequence
MO	ON		I Ig.51 ull Step Mode / Litable Sequence
			1
	PO		
	· ·	^R 1 2 3 4 5 6 7 8 1	
DIR	L		
ENABLE	н		
RESET	н		
HSM	н		* When ENABLE is active OUT terminals are OFF
STEP	L		but internal logic circuit is ON.
-			
OUT2B	OFF		
OUT2A	ON		
	1		
OUT1B	OFF		
OUT1A	ON		
			Fig.6 Half Step Mode / Enable Sequence
MO	ON .		
DIR	PO	R 1 2 • • • 1 2 3 4]
	L		
	н		
ENABLE RESET	н Н		* When RESET is active OUT terminals are OFF.
ENABLE RESET HSM	H H L		* When RESET is active OUT terminals are OFF,
ENABLE RESET HSM	н Н		* When RESET is active OUT terminals are OFF, and internal logic circuit is to reset.
ENABLE RESET HSM STEP	H H L		
ENABLE RESET HSM STEP OUT2B	H H L OFF		
ENABLE RESET HSM STEP OUT2B OUT2A	H L L OFF ON		
ENABLE RESET HSM STEP OUT2B OUT2B OUT2A OUT1B	H H L OFF		
ENABLE RESET HSM STEP OUT2B OUT2B OUT2A OUT1B	H L L OFF ON		
ENABLE RESET HSM STEP OUT2B OUT2B OUT2A OUT1B	H L L OFF ON OFF		and internal logic circuit is to reset.
ENABLE RESET HSM STEP OUT2B OUT2B OUT2A OUT1B	H L L OFF ON OFF		
ENABLE RESET HSM STEP OUT2B OUT2A OUT1B OUT1A	H L L OFF ON OFF ON		and internal logic circuit is to reset.
ENABLE RESET HSM STEP OUT2B OUT2A OUT1B OUT1A	H H L OFF ON OFF ON		and internal logic circuit is to reset.
ENABLE RESET HSM STEP OUT2B OUT2A OUT1B OUT1A MO	H H L OFF ON OFF ON OFF ON		and internal logic circuit is to reset.
ENABLE RESET HSM STEP OUT2B OUT2B OUT2A OUT1B OUT1A MO	H H L OFF ON OFF ON OFF ON L		and internal logic circuit is to reset.
ENABLE RESET HSM STEP OUT2B OUT2A OUT1B OUT1A MO DIR ENABLE	H L L OFF ON OFF ON ON L H		and internal logic circuit is to reset.
ENABLE RESET HSM STEP OUT2B OUT2A OUT1B OUT1A MO DIR ENABLE RESET	H H L OFF ON OFF ON ON L H H		and internal logic circuit is to reset. Fig.7 Full Step Mode / Reset Sequence
ENABLE RESET HSM STEP OUT2B OUT2A OUT1B OUT1A MO DIR ENABLE	H L L OFF ON OFF ON ON L H		and internal logic circuit is to reset. Fig.7 Full Step Mode / Reset Sequence * When RESET is active OUT terminals are OFF,
ENABLE RESET HSM STEP OUT2B OUT2A OUT1B OUT1A MO DIR ENABLE RESET	H H L OFF ON OFF ON ON L H H		and internal logic circuit is to reset. Fig.7 Full Step Mode / Reset Sequence * When RESET is active OUT terminals are OFF,
ENABLE RESET HSM STEP OUT2B OUT2A OUT1B OUT1A MO DIR ENABLE RESET HSM	H H L L OFF ON OFF ON ON L H H H		and internal logic circuit is to reset. Fig.7 Full Step Mode / Reset Sequence
ENABLE RESET HSM STEP OUT2B OUT2B OUT2B OUT2A OUT1B OUT1A MO DIR ENABLE RESET HSM STEP	H H L L OFF ON OFF ON ON L H H H		and internal logic circuit is to reset. Fig.7 Full Step Mode / Reset Sequence * When RESET is active OUT terminals are OFF,
ENABLE RESET HSM STEP OUT2B OUT2B OUT2A OUT1B OUT1A MO DIR ENABLE RESET HSM STEP OUT2B	H H L L OFF ON OFF ON ON H H H L OFF		and internal logic circuit is to reset. Fig.7 Full Step Mode / Reset Sequence * When RESET is active OUT terminals are OFF,
ENABLE RESET HSM STEP OUT2B OUT2B OUT2A OUT1B OUT1A MO DIR ENABLE RESET HSM STEP OUT2B OUT2B	H H L L OFF ON OFF ON ON H H H L OFF ON		and internal logic circuit is to reset. Fig.7 Full Step Mode / Reset Sequence * When RESET is active OUT terminals are OFF,
ENABLE RESET HSM STEP OUT2B OUT2B OUT2A OUT1B DIR ENABLE RESET HSM STEP OUT2B OUT2B OUT2B OUT2B	H H L L OFF ON OFF ON OFF ON OFF ON OFF		and internal logic circuit is to reset. Fig.7 Full Step Mode / Reset Sequence * When RESET is active OUT terminals are OFF,
ENABLE RESET HSM STEP OUT2B OUT2B OUT2A OUT1B OUT1A MO DIR ENABLE RESET HSM STEP OUT2B OUT2B OUT2B OUT2B	H H L L OFF ON OFF ON ON H H H L OFF ON		and internal logic circuit is to reset. Fig.7 Full Step Mode / Reset Sequence * When RESET is active OUT terminals are OFF,
ENABLE RESET HSM STEP OUT2B OUT2A OUT1B OUT1A MO DIR ENABLE RESET HSM STEP OUT2B	H H L L OFF ON OFF ON OFF ON OFF ON OFF		and internal logic circuit is to reset. Fig.7 Full Step Mode / Reset Sequence * When RESET is active OUT terminals are OFF,

	P	OR ,	1 2	•	 •		1 :	2 3	3 4	Ļ
PD	н	"		1						
DIR	L									
ENABLE	н									
RESET	н				 	-				
HSM	L									
STEP	L									
OUT2A	OFF ON OFF		Γ			-				
OUT1A	OFF					-				
мо	ON					_				

* When PD is active it forces all settings to initialize and be in stand-by mode, and MO is to be low.

Fig.9 Full Step Mode / PD Sequence

P	OR	1 2	•	•	•		1	2	3	4
н	"_ _									
L										
н									_	
н										—
н										-
L			¬ ⊢	ا ר	ר ר	7		h		—
							·		b	
OFF										1
ON		1							—	<u> </u>
OFF								1		
ON										
ON										—
	H L H L OFF ON OFF ON	L	H	H	H	H	H -	H Image: Constraint of the second secon	H -	H 1 2 1 1 2 3 H H H H H H H H H H H H H H H H H OFF H H H OFF H H H ON H H H ON H H H

* When PD is active it forces all settings to initialize and be in stand-by mode, and MO is to be low.

Fig.10 Full Step Mode / PD Sequence

FUNCTION DESCRIPTION

The NJW4351 is designed for a high-performance constant-voltage unipolar stepper motor.

Using a general-purpose STEP&DIR motion controller, the device can easily control a stepper motor when combined with a pulse generator.

The maximum value of the phase output is 55 V that keeps the voltage margin of the motor from exceeding the limit, which is a common problem with unipolar winding systems. It simplifies the design of power control circuits during phase turn-off.

All inputs are LS-TTL compatible. Input Block1 (STEP) has Schmitt Comparator to keep the thresh voltage unchanged even if logic supply voltage applied to it varies. It produces hesteresis voltage for noise immunity. Input Block2 (PD, DIR, HSM, RESET, ENABLE) has Schmitt Inverter for the main purpose of noise immunity.

Inputs are internally connected to GND by pull-down resistances, being open, the device recognizes to be low.

• STEP – Stepping Pulse

The Translator starts counting on every positive edge of the STEP. In full step mode, the pulse turns the stepper motor at the basic step angle. In half step mode, two pulses are required to turn the motor at the basic step angle.

The DIR (direction) signal and HSM (half/full mode) are latched to the STEP positive edge and must therefore be established before the start of the positive edge.

• DIR – Direction

The DIR signal determines the step direction. The direction of the stepper motor depends on how the NJW4351 is connected to the motor. DIR can be modified anytime, it miss-steps when it is simultaneous with the positive edge.

• HSM - Half/full Step Mode Switching

This signal determines whether the stepper motor runs at half step or full step mode. The Translator is set to half step mode when HSM is low. Like DIR, HSM can be modified anytime but not when its simultaneous with the positive edge.

• ENABLE - Phase Output Off

All phase outputs are turned off when ENABLE goes high reducing power consumption.

RESET

A two-phase stepper motor repeats the same winding energizing sequence every angle that is a multiple of four of the basic step. The Translator is repeated every four pulses in full step mode and every eight pulses in half step mode.

When RESET is low, the Translator is initialized and the phase outputs turn-off.

When returning to high, the phase outputs are set to the initial energizing pattern output status.

PD-Power Down

When PD goes low, it forces all settings to initialize and be in stand-by mode. AND MO is to be low.

□ POR – Power On And Reset Function

The POR connected to VDD is to prevent miss-step under unstable condition of the inputting of logic supply voltage VDD.

After inputting VDD, the phase outputs are set to the initial energizing pattern output status.

□ PHASE OUTPUT BLOCK

The phase output block consists of four open-drain DMOS FET capable of sinking max 1.5A.

□ MO – Motor Origin Monitor

In initialized position of the Translator, MO output low to indicate to external devices that it is the initial energizing pattern output status.

PRECAUTIONS

- 1. Never disconnect the device or PC-board when power is supplied.
- 2. Remember that excessive voltages might be generated by motor, even though clamping diodes are used.
- 3. Choose a motor that is proportional to the current you need to establish desired torque. A high supply voltage will gain better stepping performance. If the motor is not specified for the VMM voltage, a current limiting resistor will be necessary to connect in series with center tap. This changes the L/R time constant.
- 4. Avoid VMM and VDD power supplies with serial diodes (without filter capacitor) and common ground with VDD.
- 5. To change actual motor rotation direction, exchange motor connections at OUT1A and OUT1B (OUT2A and OUT2B).
- 6. Half-stepping

In the half-step mode, the power input to the motor alternates between one or two phase windings. In half-step mode, motor resonances are reduced. In a two-phase motor, the electrical phase shift between the windings is 90 degrees. The torque developed is the vector sum of two windings energized. Therefore, when only one winding is energized, which is the case in half-step mode for every second step, the torque of the motor is reduced by approximately 30%. This causes a torque ripple.

7. Drive Circuits

High-performance stepper motor operation requires windings to be energized immediately at phase turn-on and quickly turned off when not in use.

8. Phase Turn-off Considerations

When the winding current is turned off, induced high voltage spike will damage the drive circuits if not properly suppressed. Refer to the turn-off circuits described in Figures 11 to 14.

The voltage potential at the phase output terminal may sometimes become negative (GND or below) due to the configuration of the turn-off circuit or the kickback voltage generated in it. In this condition there is a danger of a malfunction occurring in the logic circuit inside the device.

8.1. Precautions against high voltage using the Zener-diode turn-off circuit

Refer the Zener-diode tum-off circuit (see Fig.15). Zener-diode voltage value is Vz and the forward voltage of the diodes connected in series with the Zener-diode is Vd, the voltage VP of the phase output (OUT1A, OUT1B, OUT2A, OUT2B) terminal when the turn-off operation have occurred is expressed by the following equation. VP = VMM - (Vz + Vd)

The higher voltage, Vz, used, the shorter is the turn-off time of the winding current, thus producing high speed operation of the stepper motor. Note, however, that depending on the Zener voltage, VZ, the voltage potential at the phase output terminal may become negative, so design the turn-off circuit as indicated below.


8.1.1. When VP is a positive voltage: VMM > VZ + Vd


The circuit configuration is that of Fig.15.


Set the Zener voltage. For example, if VMM is 12 V, VZ + Vd is no higher than 12V.


8.1.2 When VP is a negative voltage: VMM < VZ + Vd


The circuit configuration is that of Fig.16. In order to prevent a malfunction due to a negative voltage, be sure to insert diodes in series with the phase output terminals.
















APPLICATION CIRCUIT




\Box TYPICAL CHARACTERISTICS



- 16 -


New Japan Radio Co., Ltd.

TYPICAL CHARACTERISTICS



New Japan Radio Co., Ltd.

TYPICAL CHARACTERISTICS



[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

New Japan Radio Co., Ltd.