

UNIPOLAR STEPPER MOTOR DRIVER


♦ GENERAL DESCRIPTION


The NJW4350 is a high efficiency DMOS unipolar stepper motor driver IC.

Low Ron DMOS driver realizes high power efficiency and low heat generation of a stepper motor application. The motor can be controlled by step and direction pulse input which makes the programming task of a micro controller simple and easy.

Enhanced control feature, Motor Origin output, INH and RESET, make the NJW4350 applicable for a wide range of stepper motor applications.

◆ PACKAGE OUTLINE





NJW4350E2

♦ FEATURES

- Wide Voltage Range
 5 to 50V
- Low R_{ON} =0.9 Ω typ.@lo= \pm 500mA(U&L)
- STEP & DIR input Operation
- Half / Full Step Operation
- RESET Function
- Output Power Save Function (INH)
- Motor Origin Monitor Output (MO)
- Thermal Shutdown Circuit
- BCD Process Technology
- Package Outline DIP16, EMP16

♦ PIN CONNECTION




Fig.1 Pin Configuration




Fig.2 Brock Diagram

♦ PIN DESCRIPTION

Pin	Pin name	Description
1	PB1	B1 phase output with a maximum 1500 mA sinking open collector output
2	PB2	B2 phase output with a maximum 1500 mA sinking open collector output
3	PGND	Power ground terminal of motor supply VMM
4	PA1	A1 phase output with a maximum of 1500 mA sinking open collector
5	PA2	A2 phase output with a maximum of 1500 mA sinking open collector
6	DIR	Direction command input for determining motor turning direction
7	STEP	Motor stepping pulse input, phase logic operation triggered by negative
		edge of STEP signal
8	NC	Not connected
9	NC	Not connected
10	HSM	Half/full step mode switching input
		H level in full step mode and L level in half step mode
11	INH	Phase output off input, all phase output is off at H level
12	RESET	External reset signal input terminal
13	NC	Not connected
14	SGND	Logic ground terminal of logic supply VDD
15	MO	Phase output initial status detection output
16	VDD	Logic unit power supply voltage terminal

♦ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	RATINGS	SYMBOL (unit)	NOTE
Maximum supply voltage	55	V _{mm} (V)	
Logic supply voltage	7.0	V _{DD} (V)	
Output current	0.7	I _o (A)	
Peak output current	1.5	I _o (A)	
Logic Input Voltage	-0.3 ~ V _{DD} +0.3	V _{ID} (V)	
MO output current	-20	I _{MO} (_m A)	
Operating temperature	-40 ~ +85	Topr (°C)	
Storage temperature	-50 ~ +150	Tstg (°C)	
Total power dissipation	1.6(DIP) 1.3(EMP)	P _D (W)	

*** RECOMMENDED OPERATING CONDITIONS**


(Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Logic voltage range	V_{DD}		4.5	5.0	5.5	V
Motor voltage	V_{MM}		5	-	50	V
Operation temperature range	T _j		-40	-	125	°C
Output current	Io		-	-	0.5	Α
Setup time	t _s		-	0.5	-	μs
Step pulse hold time	t _p		-	1.0	-	μs

♦ ERECTRICAL CHARACTERISTICS

(Ta=25°	°C, \	√ _S =1	15V)	

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
♦ GENERAL						
Quiescent current	I _{DD}	STEP, DIR, HSM, RESET, INH Terminal High-	-	2.0	3.0	mA
Thermal shutdown	T_{SD}	-	-	180	-	°C
Thermal shutdown hysteresis	T _{HYS}	-	-	50	-	°C
♦ LOGIC						
Input H voltage	V _{IH}	-	3.5	1	-	V
Input L voltage	V _{IL}	-	-	-	1.5	V
Input current (High)	I _{IH}	V _{IN} =High	-	0.1	0.5	μΑ
Input current (Low)	I _L	V _{IN} =Low	50	100	200	μΑ
MO output saturation voltgea	V _{MO}	I _{MO} =10 _{mA}	-	0.3	0.5	V
MO output leak current	I _{MO LEAK}	V _{MO} =7V	-	0.1	0.5	μΑ
♦ OUTPUT						
Output resistance	R _{ONL}	lo=500mA	-	0.9	-	Ω
Output leak current	I _{PLEAK}	V _P =50V	-	1.0	5.0	μΑ
Output tum ON time	T _{ON}	lo= 500mA,L=1mH	-	100	-	ns
Output tum OFF time	T _{OFF}	Io= 500mA,L=1mH		100		ns






Fig.4 Application Circuit

◆Function description

The NJW4350 is a high-performance low-voltage driver system for driving stepping motors with unipolar winding.

Employing a general-purpose STEP&DIR motion controller, it can easily control a stepping motor when combined with a pulse generator.

The phase output is as high as 55 V max. This prevents the phase output voltage margin of the motor from being exceeded, which is a common problem with unipolar winding systems and also simplifies the design of power control circuits during phase turn off.

◆Logic input

All inputs are LS-TT compatible. When the logic input is open, the circuit recognizes any open logic inputs as H level. The NJW4350 has built-in phase logic for optimum control of the stepping motor.

STEP – Stepping pulse

The built-in phase logic sequencer goes UP on every negative edge of the STEP signal (pulse). In full step mode, the pulse turns the stepping motor at the basic step angle. In half step mode, two pulses are required to turn the motor at the basic step angle.

The DIR (direction) signal and HSM (half/full mode) are latched to the STEP negative edge and must therefore be established before the start of the negative edge. Note the setup time ts in Figure 3.

• DIR - direction

The DIR signal determines the step direction. The direction of the stepping motor depends on how the NJW4350 is connected to the motor. Although DIR can be modified this should be avoided since a misstep of 1 pulse increment may occur if it is set simultaneous with the negative edge. See the timing chart in Figure 3.

• HSM - half/full step mode switching

This signal determines whether the stepping motor turns at half step or full step mode. The built-in phase logic is set to the half step mode when HSM is low level. Although HSM can be modified this should be avoided since a misstep of 1 pulse increment may occur if it is set simultaneous with the negative edge. See the timing chart in Figure 3.

• INH - phase output off

All phase output is turned off when INH goes high reducing power consumption (consumption current).

RESET

A two-phase stepping motor repeats the same winding energizing sequence every angle that is a multiple of four of the basic step. The phase logic sequence is repeated every four pulses in the full step mode and every eight pulses in the half step mode.

RESET forces to initialize the phase logic to sequence start mode.

When RESET is at L level, the phase logic is initialized and the phase output is turned off.

When RESET recovers to H level, the phase output resumes the energizing pattern output at sequence start of phase logic. Refer to Figure 5 for a reset timing chart.

♦ POR – power on and reset function

The internal power-on and reset circuit, which is connected to Vcc, resets the phase logic and turns off phase output when the power is supplied to prevent missteps.

Each time the power is turned on, the energizing pattern of phase logic at sequence start is output.

♦ Phase output unit

The phase output unit is composed of four open collector transistors that are directly connected to the stepping motor as shown in Figure 4.

♦ MO – origin monitor

At sequence start of the phase logic or after POR or external RESET, an L level output is made to indicate to external devices that the energizing sequence is in initial status.






Fig.5 POR and external reset timing



STEP	After RESAET	1	2	3	4
PB1	OFF	OFF	ON	ON	OFF
PB2	ON	ON	OFF	OFF	ON
PA1	OFF	ON	ON	OFF	OFF
PA2	ON	OFF	OFF	ON	ON

Fig.6 Full step mode / CW sequence



After	1	2	3	4
RESAET				
OFF	ON	ON	OFF	OFF
ON	OFF	OFF	ON	ON
OFF	OFF	ON	ON	OFF
ON	ON	OFF	OFF	ON
	RESAET OFF ON OFF	RESAET OFF ON ON OFF OFF OFF	RESAET ON ON OFF OFF OFF OFF OFF ON	RESAET OFF ON ON OFF ON OFF OF ON OFF OFF OFF ON ON ON

Fig.7 Full step mode / CCW sequence

	POR1	2	3 4	5 6	7 8	1
DIR L	▼					
INH L						
HSM L						8 8 8 8 8
STEP H						
PB1 OFF	-					
PB2 ON						
PA1 OFF			L			
PA2 ON	I					
мо ом	I					
	88					

STEP	After RESAET	1	2	3	4	5	6	7	8
PB1	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	OFF
PB2	ON	ON	ON	OFF	OFF	OFF	OFF	OFF	ON
PA1	OFF	OFF	ON	ON	ON	OFF	OFF	OFF	OFF
PA2	ON	OFF	OFF	OFF	OFF	OFF	ON	ON	ON

Fig.8 Half step mode / CW sequence

	POR 1	2	3 4	 5 (3	7 1	В 1	1
DIR L	V							
INH L								
HSM L								
STEP H							ШП	
PB1 OFF								
PB2 ON								
PA1 OFF								
PA2 ON							1	
MO ON	ЩГ				,			

	STEP	After RESAET	1	2	3	4	5	6	7	8
ſ	PB1	OFF	OFF	ON	ON	ON	OFF	OFF	OFF	OFF
ſ	PB2	ON	OFF	OFF	OFF	OFF	OFF	ON	ON	ON
I	PA1	OFF	OFF	OFF	OFF	NO	ON	ON	OFF	OFF
	PA2	ON	ON	ON	OFF	OFF	OFF	OFF	OFF	ON

Fig.9 Half step mode / CCW sequence




Fig.10 Half step mode / INH sequence

NJW4350

Application examples

• Logic input unit

The circuit handles an open state in the logic input unit as an H level input. Unused input units should be fixed at Vdd level to maximize noise resistance characteristics.

Phase output unit

The phase output unit is provided with a power sink to enable unipolar drive of stepping motor windings. The resistor connected to the common line of the winding determines the maximum motor power.

To protect output transistors from kickback power, a high-speed free wheeling diode is required. A example solution is shown in Figures 11 to 14.

♦ I/O signal sequence in each drive mode

Timing charts for I/O signals in each drive mode are shown in Figures 6 to 10. The left side shows input and output signals after POR.

◆ Precautions

- 1. Do not remove ICs or PCBs when power is supplied.
- 2. Note that some stepping motors may generate excessive voltages even when free wheeling diode is used.
- 3. Select a stepping motor with the required power rating to obtain the required torque. Generally, the higher the input voltage of the stepping motor, the higher rpm it will produce. When the supply voltage is higher than stepping motor rated voltage, a current limit resistor must be used to connect the common winding to the power supply. Use the L/R time constant of the resistor to obtain optimum high-speed rpm characteristics from the stepping motor.
- 4. Do not use motor power supplies (without an output capacitor) with a serial diode. Nor use ground lines with common impedance with Vcc, instead make a one point ground connection using the S ground terminal (pin 3) and S ground terminal (pin14) of the IC.
- 5. To reverse motor rotation, reverse PA and PA2 (or PB1 and PB2) stepping motor connections.
- 6. Drive circuit

High-performance stepping motor operation requires that the windings are energized speedily at phase turn on, and that energizing is quickly turned off at turn off.

7. Phase turnoff problems

The drive circuit may be damaged if the kickback voltage induced when the energizing of the windings is turned off (when winding current is turned off) is not adequately suppressed. Refer to the turn-off circuit described in Figures 11 to 14.

The voltage potential at the phase output terminal may sometimes become negative (GND or below) due to the configuration of the turn-off circuit or the kickback voltage generated in it. In this condition there is a danger of a malfunction occurring in the logic circuit inside the IC.

[Precautions to be observed at the zener diode turn-off circuit]

In the zener diode turn-off circuit (see Fig.15), if the motor supply voltage is VMM, the zener voltage used is VZ, and the forward voltage of the diodes connected in series with the zener diode is Vd, the voltage, VP, at the phase output terminal when the turn-off operation takes place is expressed by the following equation. VP = VMM - (VZ + Vd)

The higher the zener voltage, VZ, used, the shorter is the turn-off time of the winding current, thus realizing high speed operation of the stepping motor. Note, however, that depending upon the zener voltage, VZ, the voltage potential at the phase output terminal may become negative, so configure the turn-off circuit as indicated below.

(1) When VP is a positive voltage: VMM > VZ + Vd


The circuit configuration is that of Fig.15.


Set the zener voltage so that if VMM is 12 V, for example, VZ + Vd becomes no higher than 12 V.


(2) When VP is a negative voltage: VMM < VZ + Vd


The circuit configuration is that of Fig.16. In order to prevent a malfunction due to a negative voltage, be sure to insert diodes in series with the phase output terminals.


• It is recommended that you use Schottky diodes that have a small forward voltage for these diodes.
















♦ ELECTRICAL CHARACTERISTICS EXAMPLES


VDD VS. IDD1 INPUT=H ta=25[dg.C]




VDD VS. IDD2 INPUT=L Ta=25[dg.C]




IMO VS. VMO VDD=5V Ta=25[dg.C]



lout VS. Vout VDD=5V Ta=25[dg.C]



lout VS. Vout VDD=7V Ta=25[dg.C]



[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including guarantee or permis the industrial rights.

New Japan Radio Co., Ltd.